



SJM VIDYAPEETHA®

S J M INSTITUTE OF TECHNOLOGY

(Recognized by AICTE, New Delhi and Affiliated to Visvesvaraya Technological University, Belagavi)

NH-4 Bypass, P.B.No:73, CHITRADURGA -577502, Karnataka State.



1.1.1: The Institution ensures effective curriculum planning and delivery through a well-planned and documented process

CONTENTS

Particulars	
Sl.No.	Academic year
2023-24	
1	Calendar of Events
2	Time tables
3	Course file
4	Subject allotment
5	Mentors meeting proceedings


PRINCIPAL
S.J.M.I.T, CHITRADURGA



ವಿಶ್ವೇಶ್ವರಯ್ಯ ತಾಂತ್ರಿಕ ವಿಶ್ವವಿದ್ಯಾಲಯ

("ವಿ ಟಿ ಯು ಅಧಿನಿಯಮ ೧೯೯೪" ರ ಅಡಿಯಲ್ಲಿ ಕರ್ನಾಟಕ ಸರ್ಕಾರದಿಂದ ಸ್ಥಾಪಿತವಾದ ರಾಜ್ಯ ವಿಶ್ವವಿದ್ಯಾಲಯ)



VISVESVARAYA TECHNOLOGICAL UNIVERSITY

(State University of Government of Karnataka Established as per the VTU Act, 1994)

"JnanaSangama" Belagavi-590018, Karnataka, India

Prof. Dr. B. E. Rangaswamy, Ph.D.
REGISTRAR

Phone: (0831) 2498100
Fax : (0831) 2405467

REF: VTU/BGM/ACA/2023-24/ 2668

DATE: 25 AUG 2023

NOTIFICATION

- Subject:** Tentative Academic Calendar of 1st semesters of B.E./B.Tech./B.Arch./B.Plan., and VII semester of B.E./B.Tech., programs of University regarding...
- Reference:** Dean faculty of Engineering, VTU Belagavi approval dated 24.08.2023
Hon'ble Vice-Chancellor's approval dated: 24.08.2023

The tentative academic calendar concerned to 1st semesters of B.E./B.Tech./B.Arch./B.Plan., and VII semester of B.E./B.Tech., programs of University for academic year 2023-24 are hereby notified as mentioned below;

	I semester B.E./B.Tech (2022 scheme)	I semester B.Plan/B.Arch (2022 scheme)	VII semester B.E./B.Tech (2018 scheme)
Commencement of the Semester	04.09.2023	04.09.2023	14.08.2023
# Internship/Students Induction Program	04.09.2023 To 14.09.2023	04.09.2023 To 14.09.2023	14.08.2023 To 09.09.2023
Commencement of Classes	15.09.2023	15.09.2023	11.09.2023
Last Working day of the Semester	06.01.2024	06.01.2024	06.01.2024
Practical Examination	08.01.2024 To 19.01.2024	08.01.2024 To 19.01.2024	08.01.2024 To 19.01.2024
Theory Examinations	22.01.2024 To 17.02.2024	22.01.2024 To 17.02.2024	22.01.2024 To 09.02.2024
Commencement of NEXT Semester	19.02.2024	19.02.2024	13.02.2024

Internship for VI semester completed students and Students Induction Program for 1st semester Students

Please Note:

- The academic sessions for ODD semesters should commence on the **date mentioned above.**

**** Induction Program** shall be conducted for 11 days at the beginning of 1st semester and 10 days at the beginning of the 2nd semester. During the induction program, college has to brief about the new curriculum that implemented from the academic year 2022-23.

- If required, the college can plan to have extra classes on 1st and 3rd Saturday and Sundays to complete academic activities within the duration mentioned.
- The faculty/staff shall be available to undertake any work assigned by the university.
- Notification regarding the Calendar of Events relating to the conduct of University **Examinations** will be issued by the Registrar (Evaluation) from time to time.
- Academic Calendar **may be modified** based on guidelines/directions issued in the future by UGC/AICTE/State Government.
- Academic Calendar is also applicable for **Autonomous Colleges**. If any changes are to be effected by Autonomous Colleges in the academic terms and examination schedule, they could do so with the approval of the University.
- The circular related to AICTE Activity point will be issued by the Registrar's office separately.
- If any suggestions/clarification/correction, please email to -sbhvtuso@yahoo.com

The Principals of Affiliated, Constituent and Autonomous Engineering Colleges, Chairpersons of the University departments are hereby informed to bring the academic calendar to the notice of all concerned.

Sd/-

REGISTRAR

To,

1. The Principals of all affiliated/ constituent /Autonomous Engineering Colleges under the ambit of VTU Belagavi.
2. The chairperson, of the Department of Mechanical Engineering /Civil Engineering /Computer Science and Engineering& Communication Electronics Engineering of the University.

Copy to.

1. To the Hon'ble Vice-Chancellor through the secretary to VC, VTU Belagavi for information
2. The Registrar (Evaluation), VTU Belagavi for information.
3. The Regional Directors (I/c) of all the regional offices of VTU for circulation.
4. The Director I/c. ITI SMU, VTU Belagavi for information and to make arrangements to upload Academic Calendar on the VTU web portal.
5. The Director of Physical Education, VTU Belagavi for information
6. The Director, Central Placement Cell, VTU Belagavi for information
7. The Special Officer Library, VTU Belagavi for information
8. OS for information and make arrangements to send the circular regarding AICTE Activity Points
9. All the concerned Special Officer/s and Caseworker/s of the academic section, VTU, Belagavi

Ry 25/08/23 BE
REGISTRAR
7



ವಿಶ್ವೇಶ್ವರಯ್ಯ ತಾಂತ್ರಿಕ ವಿಶ್ವವಿದ್ಯಾಲಯ

("ವಿ ಟಿ ಯು ಅಧಿನಿಯಮ ೧೯೯೪" ರ ಅಡಿಯಲ್ಲಿ ಕರ್ನಾಟಕ ಸರ್ಕಾರದಿಂದ ಸ್ಥಾಪಿತವಾದ ರಾಜ್ಯ ವಿಶ್ವವಿದ್ಯಾಲಯ)



VISVESVARAYA TECHNOLOGICAL UNIVERSITY

(State University of Government of Karnataka Established as per the VTU Act, 1994) "Jnana Sangama" Belagavi-590018, Karnataka, India)

Prof. B. E. Rangaswamy, Ph.D.
REGISTRAR

Phone: (0831) 2498100

Fax: (0831) 2405467

REF: VTU/BGM/ACA/2023-24 3618

DATE: 20 OCT 2023

Revised-NOTIFICATION

Subject: Tentative Academic Calendar of 3rd semester of B.E./B.Tech. programs, regarding...

Reference: Hon'ble Vice-Chancellor's approval dated: 20.10.2023

The tentative academic calendar concerned to 3rd semester of B.E./B.Tech. programs, for academic year 2023-24 are hereby notified as mentioned below;

	III Semester B.E. / B. Tech. (2022 scheme)
Commencement of the Semester	15.11.2023 ✓
Internship	----
Commencement of Classes	15.11.2023 ✓
Last Working day of the Semester	20.02.2024 ✓
Practical Examination/ Internship Viva Voce/ Project viva	21.02.2024 To 29.02.2024 ✓
Theory Examinations	04.03.2024 To 23.03.2024 ✓
Commencement of NEXT Semester	01.04.2024 ✓

Please Note:

- The academic sessions for semesters should commence on the **date mentioned** above.
- If required, the college can plan to have extra classes on 1st and 3rd Saturday and Sunday to complete academic activities within the academic duration mentioned.

✓

- The faculty/staff shall be available to undertake any work assigned by the university.
- Notification regarding the Calendar of Events relating to the conduct of University **Re-Valuation/Make-up Examination/SEE Examinations** will be issued by the Registrar (Evaluation) from time to time.
- Academic Calendar **may be modified** based on guidelines/directions issued in the future by UGC/AICTE/State Government.
- Autonomous Colleges must adhere to the Academic Calendar as well. Any modifications to the academic terms and examination schedule that Autonomous Colleges choose to make can only be made with the University's agreement.
- If any suggestions/clarification please email to **-sbhvtuso@yahoo.com**

The Principals of Non-Autonomous, Constituent, and Autonomous Engineering Colleges and chairpersons of the University departments are hereby informed to bring the academic calendar to the notice of all concerned.

Sd/-

REGISTRAR

To,

1. The Principals of all Non-autonomous/ constituent /Autonomous Engineering Colleges under the ambit of VTU Belagavi.
2. The chairperson, of the Department of Mechanical Engineering /Civil Engineering /Computer Science and Engineering & Communication Electronics Engineering of the University.

Copy to.

1. To the Hon'ble Vice-Chancellor through the secretary to VC, VTU Belagavi for information
2. The Registrar (Evaluation), VTU Belagavi for information and needful.
3. The Regional Directors (I/c) of all the regional offices of VTU for circulation.
4. The Director ITI SMU, VTU Belagavi for information and to make arrangements to upload the Academic Calendar on the VTU web portal.
5. The Director of Physical Education, VTU Belagavi for information
6. The Director, Central Placement Cell, VTU Belagavi for information
7. The Special Officer Library, VTU Belagavi for information
8. All the concerned Special Officer/s and Caseworker/s of the academic section, VTU, Belagavi

Rg 20/10/23 RE

REGISTRAR

7.



ವಿಶ್ವೇಶ್ವರಯ್ಯ ತಾಂತ್ರಿಕ ವಿಶ್ವವಿದ್ಯಾಲಯ

(ವಿ ಟಿ ಯು ಅಧಿನಿಯಮ 1994 ರ ಅಡಿಯಲ್ಲಿ ಕರ್ನಾಟಕ ಸರ್ಕಾರದಿಂದ ಸ್ಥಾಪಿತವಾದ ರಾಜ್ಯ ವಿಶ್ವವಿದ್ಯಾಲಯ)

VISVESVARAYA TECHNOLOGICAL UNIVERSITY

(State University of Government of Karnataka Established as per the VTU Act, 1994)

Phone : 0831-2498100 / 240546

Fax : 0831-2405467

Email : registrar@vtu.ac.in

Web : https://vtu.ac.in

Reference:VTU/BOS/AC2023-24(EVEN)/6251

2 FEB 2024

NOTIFICATION

Subject: Tentative Academic Calendar for II sem B.E./B.Tech/B.Plan/B.Des/B.Arch, IV sem B.Arch./B.Plan., and VI sem of B.Arch/B.Plan, regarding...

Reference: Hon'ble Vice-Chancellor's approval Dated: 08.02.2024

The tentative academic calendar concerned with EVEN semesters of undergraduate programs(II sem B.E./B.Tech/B.Plan/B.Des/B.Arch, IV sem B.Arch./B.Plan., and VI sem of B.Arch/B.Plan)is attached to this notification for reference to all the stakeholders concerned.

The principals of non-autonomous, constituent, and autonomous engineering colleges and chairpersons of university departments are hereby informed to bring the academic calendar to the attention of all concerned.

If any suggestions/clarification/corrections, email-sbhalbhavi@vtu.ac.in

Sd/-

REGISTRAR

To,

1. The Principals of all Non-autonomous/ constituent /Autonomous Engineering Colleges under the ambit of VTU Belagavi.
2. The chairperson, of the Department of Mechanical Engineering /Civil Engineering /Computer Science and Engineering& Communication Electronics Engineering of the University.

Copy to.

1. To the Hon'ble Vice-Chancellor through the secretary to VC, VTU Belagavi for information
2. The Registrar (Evaluation), VTU Belagavi for information and needful.
3. The Regional Directors (I/c) of all the regional offices of VTU for circulation.
4. The Director ITI SMU, VTU Belagavi for information and to make arrangements to upload the Academic Calendar on the VTU web portal.
5. The Director of Physical Education, VTU Belagavi for information
6. The Director, Central Placement Cell, VTU Belagavi for information
7. The Special Officer Library, VTU Belagavi for information
8. All the concerned Special Officer/s and Caseworker/s of the academic section, VTU, Belagavi.
9. Office copy

R. 12/02/24 BE

REGISTRAR

10/24

1/2

Academic Calendar for EVEN Semester of UG programs for the year 2023-24

	II semester B.E./B.Tech	II semester B.Plan/B.Arch/ B.Des	II semester B.Sc(Hons)	IV semester B.Arch.	IV semester B.Plan	VI Semester B.Arch.	VI semester B. Plan
Commencement of the Semester	06.03.2024	06.03.2024	04.03.2024	04.03.2024	04.03.2024	26.02.202	06.03.2024
Internship / Students Induction Program	---	---	---	---	---	---	---
Commencement of Classes	06.03.2024	06.03.2024	06.03.2024	06.03.2024	06.03.2024	26.02.2024	06.03.2024
Last Working day of the Semester	29.06.2024	29.06.2024	29.06.2024	29.06.2024	29.06.2024	22.06.2024	29.06.2024
Practical Examination	01.07.2024 To 11.07.2024	01.07.2024 To 11.07.2024	01.07.2024 To 06.07.2024	01.07.2024 To 06.07.2024	01.07.2024 To 06.07.2024	25.07.2024 To 31.07.2024	01.07.2024 To 06.07.2024
Theory Examinations	15.07.2024 To 10.08.2024	15.07.2024 To 10.08.2024	08.07.2024 To 27.07.2024	08.07.2024 To 27.07.2024	08.07.2024 To 02.08.2024	08.07.2024 To 02.08.2024	08.07.2024 To 02.08.2024
Internship/ Practical Exam for Lateral Entry Students	---	---	---	---	03.08.2024 To 31.08.2024	---	03.08.2024 To 31.08.2024
Internship Viva Voce/ Project viva	---	---	---	---	---	---	---
Commencement of NEXT Semester	19.08.2024	19.08.2024	19.08.2024	05.08.2024	02.09.2024	05.08.2024	02.09.2024


REGISTRAR
 Visvesvaraya Technological University
 BELAGAVI.



ವಿಶ್ವೇಶ್ವರಯ್ಯ ತಾಂತ್ರಿಕ ವಿಶ್ವವಿದ್ಯಾಲಯ

("ವಿ ಟಿ ಯು ಅಧಿನಿಯಮ 1994"ರ ಅಡಿಯಲ್ಲಿ ಕರ್ನಾಟಕ ಸರ್ಕಾರದಿಂದ ಸ್ಥಾಪಿತವಾದ ರಾಜ್ಯ ವಿಶ್ವವಿದ್ಯಾಲಯ)

VISVESVARAYA TECHNOLOGICAL UNIVERSITY

(State University of Government of Karnataka Established as per the VTU Act, 1994)

Phone : 0831-2498100 / 2405468

Fax : 0831-2405467

Email : registrar@vtu.ac.in

Web : https://vtu.ac.in

Ref. VTU/BOS/AC-MBA/2023-24/ 6901

Dated: 27 MAR 2024

Revised-NOTIFICATION

Subject: Revised tentative- IV semester B.E./B.Tech., programs academic calendar regarding...

- Reference:**
01. VTU/BOS/AC2023-24/6540, Dated 27.02.2024
 02. VTU/Exam/QPDS/CW(2)/2023-24/1745, Dated; 21.03.2024
 03. VTU/Exam/QPDS/CW(2)/2023-24/1687, dated: 12.03.2024
 04. Hon'ble Vice-Chancellor's approval Dated:26.03.2024

Based on the examination timetable referred at 2 and 3, the commencement date for 4th semester B.E./B.Tech., program has been re-scheduled to 22.04.2024 and the academic calendar for 4th semester B.E./B.Tech., programs are published as below:

	For Regular Admitted Students, Lateral Entry (Diploma Graduate) Students and Working Professional (Diploma Graduates)	Remarks (Only applicable for Students admitted under working professional Category)
Commencement of the 4 th Semester and class	22.04.2024	The 3rd-semester Examination Time Table for Working Professionals will be published in the first week after the commencement of the 4th-semester classes
Last Working day of the Semester	07.08.2024	
Practical Examination	08.08.2024 to 17.08.2024	
Theory Examinations	19.08.2024 to 12.09.2024	
Commencement of 5 th Semester	16.09.2024	

The principals of all the colleges are hereby informed to bring the content of the NOTIFICATION to the notice of all concerned.

Sd/-

REGISTRAR

Please Note:

- If required, the college can plan to have extra classes on 1st and 3rd Saturdays and Sundays to complete academic activities within the academic duration mentioned. For regular and lateral entry, student academic activities should be conducted as per the academic calendar mentioned above.
 - The college has to prepare a flexible timetable for the students admitted under the category of **working professionals** so that they can attend the classes. However, as per AICTE guidelines, 60% of the classes can be held in **OFFLINE** mode and 40% of the classes can be conducted in **ONLINE** mode.

h

- If required, the college can plan to have extra classes on the 1st and 3rd Saturdays and Sundays to complete the academic activities of the students admitted under the working professionals' category within the academic duration mentioned.
- The faculty handling the classes for working professionals has to maintain the attendance record properly and produce it whenever the university asks for it.
- Notification regarding the Calendar of Events relating to the conduct of University Examinations will be issued by the Registrar (Evaluation) from time to time.
- Academic Calendar **may be modified** based on guidelines/directions issued in the future by UGC/AICTE/State Government.
- The faculty/staff shall be available to undertake any work assigned by the university.
- If any suggestions/clarification please email-registrar@vtu.ac.in

To,

The Principals of all the Engineering Colleges under the ambit of the university
The Chairpersons/Program coordinators of the University Departments at Kalaburgi,
Bengaluru, Mysuru and Belagavi

Copy to.

1. To the Hon'ble Vice-Chancellor through the secretary to VC, VTU Belagavi for information
2. The Registrar (Evaluation), VTU Belagavi for information and needful.
3. The Regional Directors (I/c) of all the regional offices of VTU for circulation.
4. The Director ITI SMU, VTU Belagavi for information and to make arrangements to upload the Academic Calendar on the VTU web portal.
5. The Director of Physical Education, VTU Belagavi for information
6. The Director, Central Placement Cell, VTU Belagavi for information
7. The Special Officer Library, VTU Belagavi for information
8. All the concerned Special Officer/s and Caseworker/s of the academic section, VTU, Belagavi.
9. Office copy

Recd 27/03/24 A-E
REGISTRAR
7.



ವಿಶ್ವೇಶ್ವರಯ್ಯ ತಾಂತ್ರಿಕ ವಿಶ್ವವಿದ್ಯಾಲಯ

("ವಿ ಟ ಯು ಅಧಿನಿಯಮ 1994"ರ ಅಡಿಯಲ್ಲಿ ಕರ್ನಾಟಕ ಸರ್ಕಾರದಿಂದ ಸ್ಥಾಪಿತವಾದ ರಾಜ್ಯ ವಿಶ್ವವಿದ್ಯಾಲಯ)

VISVESVARAYA TECHNOLOGICAL UNIVERSITY

(State University of Government of Karnataka Established as per the VTU Act, 1994)

Phone : 0831-2498100 / 2405467

Fax : 0831-2405467

Email : registrar@vtu.ac.in

Web : https://vtu.ac.in

Ref. VTU/BOS/AC-PG-6th sem BE/2023-24/ 239

Dated:

15 APR 2024

NOTIFICATION

Subject: Tentative Academic Calendar of - IV semester MCA/M.Tech/M/Arch/M.Plan and VI semester B.E./B.Tech., programs academic calendar regarding...

Reference: 01. Dean faculty of Engineering approval dated 14.04.2024
02. The Hon'ble Vice-Chancellor's approval date: 15.04.2024

The tentative Academic Calendar of - IV semester MCA/M.Tech/M/Arch/M.Plan and VI semester B.E./B.Tech., programs are published as below:

	IV semester MCA	IV semester M.Tech.	IV Semester M.Arch.	IV Semester M.Plan.	VI semester B.E./ B.Tech.
Commencement of the Semester	22.04.2024	22.04.2024	22.04.2024	22.04.2024	29.04.2024
Commencement of Classes	22.04.2024	22.04.2024	22.04.2024	22.04.2024	29.04.2024
Last Working day of the Semester	27.07.2024	27.07.2024	27.07.2024	27.07.2024	31.07.2024
Practical / Viva- Examination/Inter nship Viva Voce	28.07.2024 To 29.07.2024				01.08.2024 To 10.08.2024
Theory Examinations	01.08.2024 To 23.08.2024	01.08.2024 To 23.08.2024	29.07.2024 To 02.08.2024	01.08.2024 To 23.08.2024	12.08.2024 To 14.09.2024
Project viva	Will be announced after the submission of the Thesis				---
Submission of the report to university	13.07.2024 To 27.07.2024	01.08.2024 To 20.08.2024	01.08.2024 To 10.08.2024	01.08.2024 To 10.08.2024	----
Commencement of NEXT Semester	---	---	---	---	## 23.09.2024

Commencement of the swapped VII/VIII semester. 50% strength of the students may take up an Internship (VIII sem) immediately after 14.09.2024 and the remaining 50% strength of the students may take up VII semester (23.09.2024)

The principals of all the colleges are hereby informed to bring the content of the NOTIFICATION to the notice of all concerned.

Sd/-

REGISTRAR

(Handwritten signature)

Please Note:

- If required, the college can plan to have extra classes on 1st and 3rd Saturdays and Sundays to complete academic activities within the academic duration mentioned.
- Notification regarding the Calendar of Events relating to the conduct of University **Examinations** will be issued by the Registrar (Evaluation) from time to time.
- Academic Calendar **may be modified** based on guidelines/directions issued in the future by UGC/AICTE/State Government.
- The faculty/staff shall be available to undertake any work assigned by the university.
- If any suggestions/clarification please email-registrar@vtu.ac.in

To,

The Principals of all the Engineering Colleges under the ambit of the university
The Chairpersons/Program coordinators of the University Departments at Kalaburgi, Bengaluru,
Mysuru and Belagavi

Copy to.

1. To the Hon'ble Vice-Chancellor through the secretary to VC, VTU Belagavi for information
2. The Registrar (Evaluation), VTU Belagavi for information and needful.
3. The Regional Directors (I/c) of all the regional offices of VTU for circulation.
4. The Director ITI SMU, VTU Belagavi for information and to make arrangements to upload the Academic Calendar on the VTU web portal.
5. The Director of Physical Education, VTU Belagavi for information
6. The Director, Central Placement Cell, VTU Belagavi for information
7. The Special Officer Library, VTU Belagavi for information
8. All the concerned Special Officer/s and Caseworker/s of the academic section, VTU, Belagavi.
9. Office copy

R. S. Srinivas
REGISTRAR
[Signature]



ವಿಶ್ವೇಶ್ವರಯ್ಯ ತಾಂತ್ರಿಕ ವಿಶ್ವವಿದ್ಯಾಲಯ

("ವಿ ಟಿ ಯು ಅಧಿನಿಯಮ 1994"ರ ಅಡಿಯಲ್ಲಿ ಕರ್ನಾಟಕ ಸರ್ಕಾರದಿಂದ ಸ್ಥಾಪಿತವಾದ ರಾಜ್ಯ ವಿಶ್ವವಿದ್ಯಾಲಯ)

VISVESVARAYA TECHNOLOGICAL UNIVERSITY

(State University of Government of Karnataka Established as per the VTU Act, 1994)

Phone : 0831-2498100 / 2405468

Fax : 0831-2405467

Email : registrar@vtu.ac.in

Web : https://vtu.ac.in

Reference: VTU/BGM/AC /2023-24/5699

Dated: 16 JAN 2024

Draft-NOTIFICATION

Subject: Revised Tentative Academic Calendar of VIII semester
B.E/B.Tech./B.Arch/B.Plan programs regarding...

Reference: Dean Faculty of Engineering Approval Dated: 14.01.2024

The Draft academic calendar concerned to VIII semesters' of B.E./B.Tech./B.Arch/B.Plan programs for the academic year 2023-24 is hereby notified as follows;

	VIII semester B.E./B.Tech.,	VIII semester B. Plan	VIII semester B.Arch.
Commencement of the Semester	12.02.2024 ✓	26.02.2024 ✓	01.02.2024 ✓
Commencement of Classes	12.02.2024	26.02.2024	01.02.2024
Last Working Day of the Semester	11.05.2024	25.05.2024	25.05.2024
Practical Examination	-----	-----	27.05.2024 To 01.06.2024
Theory Examinations	13.05.2024 To 21.05.2024	03.06.2024 To 12.06.2024	03.06.2024 To 27.06.2024
Internship/Practical Exam for Lateral Entry Students	----	----	----
Internship Viva Voce/ Project viva	23.05.2024 To 30.05.2024	----	----
Commencement of NEXT Semester	----	----	01-07-2024

Please Note:

- The academic sessions for semesters should commence on the date mentioned above.

✓

- If required, the college can plan to have extra classes on the 1st and 3rd Saturdays and Sundays to complete academic activities within the academic duration mentioned.
- The faculty/staff shall be available to undertake any work assigned by the university.
- Notification regarding the Calendar of Events relating to the conduct of University **Examinations** will be issued by the Registrar (Evaluation) from time to time.
- Academic Calendar **may be modified** based on guidelines/directions issued in the future by UGC/AICTE/State Government.
- Autonomous Colleges must adhere to the Academic Calendar as well. Any modifications to the academic terms and examination schedule that Autonomous Colleges choose to make can only be made with the University's concurrence.
- If any suggestions/clarification please email to [-sbhalbhavi@vtu.ac.in](mailto:sbhalbhavi@vtu.ac.in)

The Principals of Non-Autonomous, Constituent, and Autonomous Engineering Colleges and chairpersons of the University departments are hereby informed to bring the academic calendar to the notice of all concerned.

Sd/-

REGISTRAR

To,

1. The Principals of all Non-autonomous/ constituent /Autonomous Engineering Colleges under the ambit of VTU Belagavi.
2. The chairperson, of the Department of Mechanical Engineering /Civil Engineering /Computer Science and Engineering& Communication Electronics Engineering of the University.

Copy to.

1. To the Hon'ble Vice-Chancellor through the secretary to VC, VTU Belagavi for information
2. The Registrar (Evaluation), VTU Belagavi for information and needful.
3. The Regional Directors (I/c) of all the regional offices of VTU for circulation.
4. The Director ITI SMU, VTU Belagavi for information and to make arrangements to upload the Academic Calendar on the VTU web portal.
5. **The Director of Physical Education, VTU Belagavi for information**
6. **The Director, Central Placement Cell, VTU Belagavi for information**
7. **The Special Officer Library, VTU Belagavi for information**
8. All the concerned Special Officer/s and Caseworker/s of the academic section, VTU, Belagavi
9. Office copy

[Handwritten Signature]
16/01/24
REGISTRAR
[Handwritten Initials]



SJM Vidyapeetha®
SJM INSTITUTE OF TECHNOLOGY

(Affiliated to VTU, Belagavi, approved by AICTE, New Delhi and Accredited by the NAAC with "B** Grade")

Post box No. 73, NH-4, Bypass, Chitradurga - 577502, Karnataka



ACADEMIC CALENDAR

1 & VII SEMESTER B.E 2023-24 (SEPT 2023 – FEB 2024)

Commencement of Classes I: 15/09/2023

Last working day: 06/01/2024

Commencement of Classes VII: 11/09/2023

Last working day: 06/01/2024

MONTH	MON	TUE	WED	THU	FRI	SAT	SUN	Working Days	EVENTS I Sem	EVENTS VII Sem	HOLIDAYS
	11	12	13	14	15	16	17	05	04-09-2023 to 14-09-2023 Induction Program	14-08-2023 to 09-09-2023 Internship	
SEPTEMBER 2023	18	19	20	21	22	23	24	05	15 th Commencement of classes	11 th Commencement of classes	18 th - Ganesha Festival 28 th - Id Milad
	25	26	27	28	29	30		05			
OCTOBER 2023							1		1 st Internal Assessment 18 th , 19 th & 20 th 31 st - Parents meet-1	1 st Internal Assessment 18 th , 19 th & 20 th 30 th - Parents meet-1	2 nd - Gandhi Jayanthi 14 th - Mahalaya Amavasya 23 rd - Ayudha Pooja 24 th - Vijayadashami 28 th - Valmiki Jayanthi
	2	3	4	5	6	7	8	04			
	9	10	11	12	13	14	15	05			
	16	17	18	19	20	21	22	05			
	23	24	25	26	27	28	29	03			
	30	31						02			
NOVEMBER 2023			1	2	3	4	5	02	2 nd Internal Assessment 23 th , 24 th & 25 th 28 th - Parents meet-2	2 nd Internal Assessment 20 th , 21 st & 22 nd 27 th - Parents meet-2	1 st - Kannada Rajyotsava 14 th - Balipadyami 30 - Kanakadasa Jayanthi
	6	7	8	9	10	11	12	06			
	13	14	15	16	17	18	19	04			
	20	21	22	23	24	25	26	06			
	27	28	29	30				03			
DECEMBER 2023					1	2	3	01	3 rd Internal Assessment 26 th , 27 th & 28 st Lab IA: 21 nd to 23 th	3 rd Internal Assessment 28 th , 29 th & 30 th Lab IA: 21 nd to 23 th	25 th - Christmas
	4	5	6	7	8	9	10	06			
	11	12	13	14	15	16	17	05			
	18	19	20	21	22	23	24	06			
	25	26	27	28	29	30	31	05			
JANUARY 2024	1	2	3	4	5	6		05	03 rd - Parents meet-3	02 nd - Parents meet-3	15 th - Makara sankranti 26 th - Republic Day

Total No. of Working days for I Sem: 79				
Total No. of Working days for VII Sem: 83				
Internship for VII Sem			14-08-2023 to 09-09-2023	
VTU ODD Semester Exams				Commencement of Next Sem
Practical Exams for I Sem	08-01-2024 To 19-01-2024	Theory Exams	22-01-2024 To 17-02-2024	19-02-2024
Practical Exams for VII Sem	08-01-2024 To 19-01-2024	Theory Exams	22-01-2024 To 09-02-2024	13-02-2024
	Holidays		Parents Meeting	
	Internal Assessment Tests			

Dean Academics
(Dr. Rajesh A M)

IQAC Coordinator
(Dr. Jagannatha N)
Coordinator
Internal Quality Assurance Cell (IQAC)
S.J.M.I.T Chitradurga

Principal
(Dr. Bharath P B)
PRINCIPAL
S.J.M.I.T, CHITRADURGA



SJM Vidyapeetha®
SJM INSTITUTE OF TECHNOLOGY

Affiliated to VTU, Belagavi, approved by AICTE, New Delhi and Accredited by the NAAC with "B++ Grade
Post box No. 73, NH-4, Bypass, Chitradurga - 577502, Karnataka



ACADEMIC CALENDAR

III & V SEMESTER B.E 2023-24 (OCT 2023 – MAR 2024)

Commencement of Classes III: 15/11/2023

Last working day: 20/02/2024

Commencement of Classes V: 25/11/2023

Last working day: 09/03/2024

MONTH	MON	TUE	WED	THU	FRI	SAT	SUN	Working Days	EVENTS III Sem	EVENTS V Sem	HOLIDAYS
NOVEMBER 2023			1	2	3	4	5	02	15 th Commencement of classes	25-10-2023 to 23-11-2023 Internship	1 st – Kannada Rajyotsava 14 th -Balipadyami 30-Kanakadasa Jayanthi
	6	7	8	9	10	11	12	06			
	13	14	15	16	17	18	19	04			
	20	21	22	23	24	25	26	06			
	27	28	29	30				03		25 th Commencement of classes	
DECEMBER 2023					1	2	3	01	1 st Internal Assessment 26 th , 27 th & 28 th	1 st Internal Assessment 26 th , 27 th & 28 th	25 th -Christmas
	4	5	6	7	8	9	10	06			
	11	12	13	14	15	16	17	05			
	18	19	20	21	22	23	24	06			
	25	26	27	28	29	30	31	05			
JANUARY 2024	1	2	3	4	5	6	7	05	1 st –Parents meet-1	2 nd –Parents meet-1	15 th –Makara sankranthi 26 th –Republic Day
	8	9	10	11	12	13	14	06	2 nd Internal Assessment 22 th , 23 th & 24 th	2 nd Internal Assessment 29 th , 30 th & 31 th	
	15	16	17	18	19	20	21	04			
	22	23	24	25	26	27	28	05			
	29	30	31					03			
FEBRUARY 2024				1	2	3	4	02	1 st –Parents meet-2 Lab IA: 09 th to 10 th	6 th –Parents meet-2 Lab IA: 19 th to 20 th	
	5	6	7	8	9	10	11	06	3 rd Internal Assessment 14 th , 15 th & 16 th 20 th –Parents meet-3	3 rd Internal Assessment 26 th , 27 th & 28 th	
	12	13	14	15	16	17	18	05			
	19	20	21	22	23	24	25	06			
	26	27	28	29				04			
MARCH 2024					1	2	3	01		5 th –Parents meet-3	8 th –Maha Shivarathri 26 th –Good Friday
	4	5	6	7	8	9	10	05			
	11	12	13	14	15	16	17				
	18	19	20	21	22	23	24				
	25	26	27	28	29	30	31				

Total No. of Working days for III Sem: 82				
Total No. of Working days for V Sem: 96				
Internship for V Sem			25-10-2023 to 23-11-2023	
VTU ODD Semester Exams				Commencement of Next Sem
Practical Exams for III Sem	21-02-2024 To 29-02-2024	Theory Exams	04-03-2024 To 23-03-2024	01-04-2024
Practical Exams for V Sem	11-03-2024 To 20-03-2024	Theory Exams	22-03-2024 To 20-04-2024	22-04-2024
	Holidays		Parents Meeting	
	Internal Assessment Tests			

Dean Academics
(Dr. Rajesh A M)

IQAC Co-Ordinator
(Dr. Jagannatha N)

Principal
(Dr. Bharath P B)



SJM Vidyapeetha ®

SJM INSTITUTE OF TECHNOLOGY

(Affiliated to VTU, Belagavi, approved by AICTE, New Delhi and Accredited by the NAAC with "B++ Grade")
Post box No. 73, NH-4, Bypass, Chitradurga - 577502, Karnataka



ACADEMIC CALENDAR

VIII SEMESTER B.E 2023-24 (FEB 2024 – MAY 2024)

Commencement of Classes VIII: 12/02/2024

Last working day: 11/05/2024

MONTH	MON	TUE	WED	THU	FRI	SAT	SUN	Working Days	EVENTS VIII Sem	HOLIDAYS	
	12	13	14	15	16	17	18	05	12 th Commencement of classes		
FEB 2024	19	20	21	22	23	24	25	06			
	26	27	28	29				04			
MARCH 2024					1	2	3	01	Internship Seminar 6 th & 7 th	8 th -Mahashivarathri 29 th - Good Friday	
	4	5	6	7	8	9	10	05			
	11	12	13	14	15	16	17	05	1 st Internal Assessment 14 th & 15 th		
	18	19	20	21	22	23	24	06			
	25	26	27	28	29	30	31	05			
APRIL 2024	1	2	3	4	5	6	7	05	Technical seminar 4 th & 5 th	9 th - Ugadi 11 th - Ramzan	
	8	9	10	11	12	13	14	04			
	15	16	17	18	19	20	21	05	2 nd Internal Assessment 15 th & 16 th		
	22	23	24	25	26	27	28	06			
		29	30						02		18 th , 19 th and 20 th Spoorthi 24 th -Parents meet
											Project Phase-2 seminar 26 th & 27 th
MAY 2024			1	2	3	4	5	02	3 rd Internal Assessment 6 th & 7 th	1 st - Labour's day	
	6	7	8	9	10	11	12	06			
	13	14	15	16	17	18	19		9 th -Farewell		
	20	21	22	23	24	25	26				
	27	28	29	30	31						

Total No. of Working days for VIII Sem:67	
Internship Viva Voce/Project Viva for VIII Sem	23-05-2024 to 30-05-2024
VTU ODD Semester Exams	
Theory Exams	13-05-2024 To 21-05-2024
	Holidays
	Internal Assessment Tests
	Parents Meeting

Dean Academics
(Dr. Rajesh A M)

IQAC Coordinator
(Dr. Jagannatha N)

Principal
(Dr. Bharath P B)
PRINCIPAL
S.J.M.I.T., Chitradurga.



SJM Vidyapeetha®

SJM INSTITUTE OF TECHNOLOGY

(Affiliated to VTU, Belagavi, approved by AICTE, New Delhi and Accredited by the NAAC with "B++ Grade")
Post box No. 73, NH-4, Bypass, Chitradurga - 577502, Karnataka



ACADEMIC CALENDAR

II SEMESTER B.E 2023-24 (MARCH 2024 – JUN 2024)

Commencement of Classes II: 06/03/2024

Last working day: 29/06/2024

MONTH	MON	TUE	WED	THU	FRI	SAT	SUN	Working Days	EVENTS II Sem	HOLIDAYS
MARCH 2024					1	2	3	01	06 th Commencement of classes Induction Program 06-03-2024 to 16-03-2024	8 th – Mahashivarathri 29 th – Good Friday
	4	5	6	7	8	9	10	05		
	11	12	13	14	15	16	17	05		
	18	19	20	21	22	23	24	06		
APRIL 2024	25	26	27	28	29	30	31	05	1 st Internal Assessment 25 th , 26 th , & 27 th 18 th , 19 th and 20 th Spoorthi	9 th – Ugadi 11 th – Ramzan
	1	2	3	4	5	6	7	05		
	8	9	10	11	12	13	14	04		
	15	16	17	18	19	20	21	05		
MAY 2024	22	23	24	25	26	27	28	06	17 th – Parents meet	1 st – Labour's day
	29	30						02		
			1	2	3	4	5	02		
	6	7	8	9	10	11	12	06		
JUN 2024	13	14	15	16	17	18	19	05	2 nd Internal Assessment 20 th , 21 th & 22 nd	8 th – Bakrid
	20	21	22	23	24	25	26	06		
	27	28	29	30	31			05		
						1	2	00		
	3	4	5	6	7	8	9	06		
	10	11	12	13	14	15	16	05		
	17	18	19	20	21	22	23	05		
	24	25	26	27	28	29	30	06		

Total No. of Working days for II Sem: 90

VTU EVEN Semester Exams				Commencement of Next Sem
Practical Exams for II Sem	01-07-2024 To 11-07-2024	Theory Exams	15-07-2024 To 10-08-2024	19-08-2024
	Holidays		Parents Meeting	
	Internal Assessment Tests			

Dean Academics
(Dr. Rajesh A M)

IQAC Coordinator
(Dr. Jagannatha N)

Principal
(Dr. Bharath P B)
PRINCIPAL
S.J.M.I.T., Chitradurga.



SJM Vidyapeetha®
SJM INSTITUTE OF TECHNOLOGY

(Affiliated to VTU, Belagavi, approved by AICTE, New Delhi and Accredited by the NAAC with "B++ Grade")
Post box No. 73, NH-4, Bypass, Chitradurga - 577502, Karnataka



ACADEMIC CALENDAR

IV SEMESTER B.E 2023-24 (APRIL 2024 – AUGUST 2024)

Commencement of Classes IV: 22/04/2024

Last working day: 07/08/2024

MONTH	MON	TUE	WED	THU	FRI	SAT	SUN	Working Days	EVENTS IV Sem	HOLIDAYS
APRIL 2024	22	23	24	25	26	27	28	06	22 nd Commencement of classes	
	29	30						02		
MAY 2024			1	2	3	4	5	02	7 th , 8 th and 9 th Spoorthi	1 st – Labour's day 4 th – 1 st Saturday 10 th Basavajayanthi 18 th – 3 rd Saturday
	6	7	8	9	10	11	12	05		
	13	14	15	16	17	18	19	05		
	20	21	22	23	24	25	26	06		
	27	28	29	30	31			05		
JUN 2024						1	2	00	1 st Internal Assessment 10 th , 11 th & 12 th	1 st – 1 st Saturday 15 th – 3 rd Saturday 18 th - Bakrid
	3	4	5	6	7	8	9	06		
	10	11	12	13	14	15	16	05		
	17	18	19	20	21	22	23	05		
JULY 2024	24	25	26	27	28	29	30	06	5 th –Parents meet 2 nd Internal Assessment 29 th , 30 th , & 31 nd	6 th – 1 st Saturday 17 th – Muharram 20 th – 3 rd Saturday
	1	2	3	4	5	6	7	05		
	8	9	10	11	12	13	14	06		
	15	16	17	18	19	20	21	04		
	22	23	24	25	26	27	28	06		
AUGUST 2024	29	30	31					03		
				1	2	3	4	02		
	5	6	7	8	9	10	11	03		

Total No. of Working days for IV Sem: 82

VTU EVEN Semester Exams				Commencement of Next Sem
Practical Exams for IV Sem	08-08-2024 To 17-08-2024	Theory Exams	19-08-2024 To 12-09-2024	16-09-2024
	Holidays		Parents Meeting	
	Internal Assessment Tests			

Dean Academics
(Dr. Rajesh A M)

IQAC Coordinator
(Dr. Jagannatha N)
Coordinator
Internal Quality Assurance Cell (IQAC)
SJM I.T Chitradurga

Principal
(Dr. Bharath P B)
PRINCIPAL
S.J.M.I.T., Chitradurga



SJM Vidyapeetha®
SJM INSTITUTE OF TECHNOLOGY

(Affiliated to VTU, Belagavi, approved by AICTE, New Delhi and Accredited by the NAAC with "B++ Grade")
Post box No. 73, NH-4, Bypass, Chitradurga - 577502, Karnataka



ACADEMIC CALENDAR

VI SEMESTER B.E 2023-24 (APRIL 2024 – JULY 2024)

Commencement of Classes VI: 29/04/2024

Last working day: 31/07/2024

MONTH	MON	TUE	WED	THU	FRI	SAT	SUN	Working Days	EVENTS VI Sem	HOLIDAYS
APRIL 2024	29	30						02	29 th Commencement of classes	
MAY 2024			1	2	3	4	5	02	7 th , 8 th and 9 th Spoorthi 1 st Internal Assessment 29 th , 30 th & 31 st	1 st – Labour's day 4 th – 1 st Saturday 10 th Basavajayanthi 18 th – 3 rd Saturday
	6	7	8	9	10	11	12	05		
	13	14	15	16	17	18	19	05		
	20	21	22	23	24	25	26	06		
	27	28	29	30	31			05		
JUN 2024						1	2	00	2 nd Internal Assessment 27 th , 28 th & 29 th	1 st – 1 st Saturday 15 th – 3 rd Saturday 18 th – Bakrid
	3	4	5	6	7	8	9	06		
	10	11	12	13	14	15	16	05		
	17	18	19	20	21	22	23	05		
	24	25	26	27	28	29	30	06		
JULY 2024	1	2	3	4	5	6	7	05	5 th – Parents meet 3 rd Internal Assessment 25 th , 26 th , & 27 th	6 th – 1 st Saturday 17 th – Muharram 20 th – 3 rd Saturday
	8	9	10	11	12	13	14	06		
	15	16	17	18	19	20	21	04		
	22	23	24	25	26	27	28	06		
	29	30	31					03		

Total No. of Working days for VI Sem: 71

VTU EVEN Semester Exams				Commencement of Next Sem
Practical Exams for VI Sem	01-08-2024 To 10-08-2024	Theory Exams	12-08-2024 To 14-09-2024	23-09-2024
	Holidays		Parents Meeting	
	Internal Assessment Tests			

Dean Academics
(Dr. Rajesh A M)

IQAC Coordinator
(Dr. Jagannatha N)
Coordinator
Internal Quality Assurance Cell (IQAC)
SJM MIT Chitradurga

Principal
(Dr. Bharath P B)
PRINCIPAL
S.J.M.I.T, Chitradurga.

SJM Vidyapeetha ®

SJM INSTITUTE OF TECHNOLOGY

(Affiliated to VTU, Belagavi, approved by AICTE, New Delhi and Accredited by the NAAC with "B" Grade")
Post box No. 73, NH-4, Bypass, Chitradurga - 577502, Karnataka

DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING
DEPARTMENT ACADEMIC CALENDAR

III & V SEMESTER B.E 2023-24 (NOV 2023 – MARCH 2024)

SEMESTER	COMMENCEMENT OF CLASSES	LAST WORKING DAY
III	15/11/2023	20/02/2024
V	25/11/2023	09/03/2024
Total No. of Working days for III Sem: 82		90
Total No. of Working days for V Sem: 96		

03 months
cur P -
30/3 = 82

MONTH	MON	TUE	WED	THU	FRI	SAT	SUN	Working Days
NOVEMBER 2023			1	2	3	4	5	
	6	7	8	9	10	11	12	
	13	14	15	16	17	18	19	
	20	21	22	23	24	25	26	
	27	28	29	30				

HOLIDAYS
01 st - Kannada Rajyothsava
04 th - 1 st Saturday
14 th - Balipadyami
18 th - 3 rd Saturday
30 th - Kanakadaasa Jayanthi





SEMESTER	DATE	EVENT
III	15-11-2023	Commencement of classes
V	25-10-2023 to 23-11-2023	Internship
	25-11-2023	Commencement of classes

	Mentor - CR Meeting
	IA Tests
	Parents Meet
	Sunday

MONTH	MON	TUE	WED	THU	FRI	SAT	SUN	Working Days
DECEMBER 2023					1	2	3	01
	4	5	6	7	8	9	10	06
	11	12	13	14	15	16	17	05
	18	19	20	21	22	23	24	06
	25	26	27	28	29	30	31	05

HOLIDAYS
2 nd -1 st Saturday
16 th -3 rd Saturday
25 th -Christmas





SEMESTER	DATE	EVENT
V	4 th	Internship Seminar

	Mentor - CR Meeting
	IA Tests
	Parents Meet
	Sunday

MONTH	MON	TUE	WED	THU	FRI	SAT	SUN	Working Days
JANUARY 2024	1	2	3	4	5	6	7	
	8	9	10	11	12	13	14	
	15	16	17	18	19	20	21	
	22	23	24	25	26	27	28	
	29	30	31					

SEMESTER	DATE	EVENT
III	12 th	Mentor – CR Meeting - 1 IA Question paper & scheme Scrutiny
	17 th , 18 th , 19 th	1 st Internal Assessment
	25 th	Last date for Submitting IA Marks
	27 th	Students Feedback
	31 st	Parents meet - 1
	V	3 rd
8 th , 9 th , 10 th		1 st Internal Assessment
17 th		Last date for Submitting IA Marks
18 th		Students Feedback
19 th		Parents meet - 1





HOLIDAYS
6 th –1 st Saturday
15 th -Makara Sankranthi
20 th –3 rd Saturday
26 th –Republic Day

	Mentor – CR Meeting
	IA Tests
	Parents Meet
	Sunday

MONTH	MON	TUE	WED	THU	FRI	SAT	SUN	Working Days
FEBRUARY 2024				1	2	3	4	02
	5	6	7	8	9	10	11	06
	12	13	14	15	16	17	18	05
	19	20	21	22	23	24	25	06
	26	27	28	29				04

SEMESTER	DATE	EVENT
III	8 th	GIRLS GRIEVENCE
	27 th	Mentor – CR Meeting - 2 IA Question paper & scheme Scrutiny
V	1 st	Forum Activity
	6 th	Mentor – CR Meeting - 2 IA Question paper & scheme Scrutiny
	12 th , 13 th , 14 th	2 nd Internal Assessment
	22 nd	Last date for Submitting IA Marks
	23 rd	Students Feedback
	24 th	Parents meet - 1





HOLIDAYS
3 rd – 1 st Saturday
17 th – 3 rd Saturday

	Mentor – CR Meeting
	IA Tests
	Parents Meet
	Sunday

MONTH	MON	TUE	WED	THU	FRI	SAT	SUN	Working Days
MARCH 2024					1	2	3	
	4	5	6	7	8	9	10	
	11	12	13	14	15	16		


HOLIDAYS
2 nd -1 st Saturday
8 th - Mahashivarathri
16 th -3 rd Saturday

SEMESTER	DATE	EVENT
III	12 th , 13 th , 14 th	2 nd Internal Assessment
	12 th	Last date for Submitting IA Marks
	13 th	Students Feedback
V	1 st	Mentor – CR Meeting - 3 IA Question paper & scheme Scrutiny
	11 th , 12 th , 13 th	3 rd Internal Assessment
	19 th	Last date for Submitting IA Marks

	Mentor – CR Meeting
	IA Tests
	Parents Meet
	Sunday

Practical Exams for III Sem	21/02/2024 to 29/02/2024	Submission of Course File	Theory Exams	04/03/2024 to 23/03/2024
		02/03/2024		
Practical Exams for V Sem	11/03/2024 to 20/03/2024	Submission of Course File	Theory Exams	22/03/2024 to 20/04/2024
		21/03/2024		


Prof. Basantha Kumari
(Department Academic Coordinator)


Prof. Poral Nagaraj
(Program Coordinator)



S.J.M. Institute of Technology
SJM INSTITUTE OF TECHNOLOGY
 (Affiliated to VTU, Belagavi, approved by AICTE, New Delhi and Accredited by the NAAC with "B" Grade")
 Post box No. 73, NH-4, Bypass, Chitradurga - 577502, Karnataka



ACADEMIC CALENDAR
DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING
VII SEMESTER B.E 2023-24 (SEPT 2023 – FEB 2024)

Commencement of the Semester VII: 11/09/2023
 Commencement of the Semester V: 25/10/2023

Last working day: 06/01/2024
 Last working day:

MONTH	MON	TUE	WED	THU	FRI	SAT	SUN	Working Days	EVENTS VII Sem	EVENTS V Sem	HOLIDAYS
SEPTEMBER 2023	11	12	13	14	15	16	17	05	14-08-2023 to 09-09-2023 Internship		
	18	19	20	21	22	23	24	05	11 th Commencement of classes		18 th -Ganesha Festival 28 th -Id Milad
	25	26	27	28	29	30		05			
OCTOBER 2023							1		9 th to 13 th PDP Program	25-10-2023 to 23-11-2023 Internship	2 nd -Gandhi Jayanthi 14 th Mahalaya Amavasya 23 rd - Ayudha Pooja 24 th Vijayadashami 28 th - Valmiki Jayanthi
	2	3	4	5	6	7	8	04			
	9	10	11	12	13	14	15	05	1 st Internal Assessment 18 th , 19 th & 20 th		
	16	17	18	19	20	21	22	05	30 th -Parents meet-1		
	23	24	25	26	27	28	29	03			
NOVEMBER 2023			1	2	3	4	5	02	2 nd Internal Assessment 20 th , 21 st & 22 nd	25 th Commencement of classes	1 st - Kannada Rajyotsava 14 th - Balipadyami 30-Kanakadasa Jayanthi
	6	7	8	9	10	11	12	06			
	13	14	15	16	17	18	19	04	27 th -Parents meet-2		
	20	21	22	23	24	25	26	06			
DECEMBER 2023					1	2	3	01	11 th to 14 th Project Phase I		
	4	5	6	7	8	9	10	06	3 rd Internal Assessment 28 th , 29 th & 30 th Lab IA: 21 st to 23 th		25 th -Christmas
	11	12	13	14	15	16	17	05			
	18	19	20	21	22	23	24	06			
25	26	27	28	29	30	31	05				
JANUARY 2024	1	2	3	4	5	6		05	02 nd -Parents meet-3		14 th -Makara sankranti 26 th -Republic Day

Total No. of Working days for VII Sem: 83			
Internship for VII Sem		14-08-2023 to 09-09-2023	
VTU ODD Semester Exams			
Practical Exams for VII Sem	08-01-2024 To 19-01-2024	Theory Exams	22-01-2024 To 09-02-2024
			13-02-2024

Academic Coordinator

HOD



SJM Vidyapeetha ®

SJM INSTITUTE OF TECHNOLOGY

(Affiliated to VTU, Belagavi, approved by AICTE, New Delhi and Accredited by the NAAC with "B++ Grade")

Postbox No. 73, NH-4, Bypass, Chitradurga - 577502, Karnataka

DEPARTMENT OF MECHANICAL ENGINEERING

DEPARTMENT ACADEMIC CALENDAR



III & V SEMESTER B.E 2023-24 (OCT 2023 – MAR 2024)

SEMESTER	COMMENCEMENT OF CLASSES	LAST WORKING DAY
III	15/11/2023	20/02/2024
V	25/11/2023	09/03/2024
Total No. of Working days for III Sem: 82		
Total No. of Working days for V Sem: 96		

MONTH	MON	TUE	WED	THU	FRI	SAT	SUN	Working Days
NOVEMBER 2023			1	2	3	4	5	02
	6	7	8	9	10	11	12	06
	13	14	15	16	17	18	19	04
	20	21	22	23	24	25	26	06
	27	28	29	30				03

HOLIDAYS
1 st – Kannada Rajyotsava
4 th – 1 st Saturday
14 th – Balipadyami
18 th – 3 rd Saturday
30 – Kanakadasa Jayanthi

	Mentor – CR Meeting
	IA Tests
	Parents Meet
	Sunday

SEMESTER	DATE	EVENT	SEMESTER	DATE	EVENT
III	15-11-2023	Commencement of classes	V	25-10-2023 to 23-11-2023	Internship
				25-11-2023	Commencement of classes

MONTH	MON	TUE	WED	THU	FRI	SAT	SUN	Working Days
DECEMBER 2023					1	2	3	01
	4	5	6	7	8	9	10	06
	11	12	13	14	15	16	17	05
	18	19	20	21	22	23	24	06
	25	26	27	28	29	30	31	05

HOLIDAYS
2 nd -1 st Saturday
16 th -3 rd Saturday
25 th -Christmas

SEMESTER	DATE	EVENT	SEMESTER	DATE	EVENT
III	21 st	Mentor – CR Meeting - 1	V	4 th	Internship Seminar
	22 nd	IA Question paper & scheme Scrutiny		22 nd	Mentor – CR Meeting - 1
	26 th , 27 th & 28 th	1 st Internal Assessment		23 rd	IA Question paper & scheme Scrutiny
				26 th , 27 th & 28 th	1 st Internal Assessment

MONTH	MON	TUE	WED	THU	FRI	SAT	SUN	Working Days
JANUARY 2024	1	2	3	4	5	6	7	05
	8	9	10	11	12	13	14	06
	15	16	17	18	19	20	21	05
	22	23	24	25	26	27	28	05
	29	30	31					03

HOLIDAYS
6 th -1 st Saturday
15 th -Makara sankranthi
20 th -3 rd Saturday
26 th -Republic Day

SEMESTER	DATE	EVENT	SEMESTER	DATE	EVENT
III	1 st	Last date for Submitting IA Marks	V	2 nd	Last date for Submitting IA Marks
	2 nd	Students Feedback		3 rd	Students Feedback
	4 th	Parents meet - 1		5 th	Parents meet - 1
	18 th	Mentor – CR Meeting - 2		25 th	Mentor – CR Meeting - 2
	19 th	IA Question paper & scheme Scrutiny		27 th	IA Question paper & scheme Scrutiny
	22 nd , 23 rd & 24 th	2 nd Internal Assessment		29 th , 30 th & 31 st	2 nd Internal Assessment
	27 th	Girls grievance meeting			
	29 th	Last date for Submitting IA Marks			
	30 th	Students Feedback			
31 st	Parents meet - 2				

MONTH	MON	TUE	WED	THU	FRI	SAT	SUN	Working Days
FEBRUARY 2024				1	2	3	4	02
	5	6	7	8	9	10	11	06
	12	13	14	15	16	17	18	05
	19	20	21	22	23	24	25	06
	26	27	28	29				04

HOLIDAYS
3 rd -1 st Saturday
17 th -3 rd Saturday


SEMESTER	DATE	EVENT	SEMESTER	DATE	EVENT
III	1 st	Forum Activity	V	1 st	Forum Activity
	12 th	Mentor – CR Meeting - 3		5 th	Last date for Submitting IA Marks
	13 th	Both IA & Lab IA Question paper & scheme Scrutiny		6 th	Students Feedback
	9 th & 10 th	Lab IA		7 th	Parents meet - 2
	14 th , 15 th & 16 th	3 rd Internal Assessment		23 rd	Mentor – CR Meeting - 3
	19 th	Last date for Submitting Both IA & Lab IA Marks		24 th	IA Question paper & scheme Scrutiny
	19 th	Students Feedback		26 th , 27 th & 28 th	3 rd Internal Assessment
	20 th	Parents meet - 3			


MONTH	MON	TUE	WED	THU	FRI	SAT	SUN	Working Days
MARCH 2024					1	2	3	01
	4	5	6	7	8	9	10	05

HOLIDAYS
2 nd -1 st Saturday
8 th -Maha Shivaratri

SEMESTER	DATE	EVENT	SEMESTER	DATE	EVENT
III			V	1 st	Lab IA Question paper & scheme Scrutiny
				4 th	Lab IA
				5 th	Last date for Submitting Both IA & Lab IA Marks
				6 th	Students Feedback
				7 th	Parents meet - 3

III SEMESTER	Practical Exams	21-02-2024 To 29-02-2024	Submission of Course File 02-03-2024	Theory Exams	04-03-2024 To 23-03-2024
V SEMESTER	Practical Exams	11-03-2024 To 20-03-2024	Submission of Course File 21-03-2024	Theory Exams	22-03-2024 To 20-04-2024


Prof. Prabhswamy G S
 (Department Academic Coordinator)


Dr. Jagannatha N
 (Program Coordinator)



SJM Vidyapeetha ®

SJM INSTITUTE OF TECHNOLOGY

(Affiliated to VTU, Belagavi, approved by AICTE, New Delhi and Accredited by the NAAC with “B++ Grade”)

Post box No. 73, NH-4, Bypass, Chitradurga - 577502, Karnataka

DEPARTMENT OF MECHANICAL ENGINEERING

DEPARTMENT ACADEMIC CALENDAR



VII SEMESTER B.E 2023-24 (SEPT 2023 – FEB 2024)

SEMESTER	COMMENCEMENT OF CLASSES	LAST WORKING DAY
VII	11/09/2023	06/01/2024
Total No. of Working days for VII Sem: 83		

MONTH	MON	TUE	WED	THU	FRI	SAT	SUN	Working Days
SEPTEMBER 2023	11	12	13	14	15	16	17	05
	18	19	20	21	22	23	24	05
	25	26	27	28	29	30		05

HOLIDAYS
18 th –Ganesha Festival
28 th –Id Milad
16 th –1 st Saturday

SEMESTER	DATE	EVENT
VII	14-08-2023 to 09-09-2023	Internship
	11/09/2023	Commencement of classes

	Mentor – CR Meeting
	IA Tests
	Parents Meet
	Sunday

MONTH	MON	TUE	WED	THU	FRI	SAT	SUN	Working Days
OCTOBER 2023							1	
	2	3	4	5	6	7	8	04
	9	10	11	12	13	14	15	05
	16	17	18	19	20	21	22	05
	23	24	25	26	27	28	29	03
	30	31						02

HOLIDAYS
2th –Gandhi Jayanthi
7th –1st Saturday
14th Mahlaya Amavasya
21st –3rd Saturday
23th –Ayudha Pooja
24th Vijayadashami
28th -Valmiki Jayanthi

SEMESTER	DATE	EVENT
VII	19th	Mentor – CR Meeting - 1
	20th	Internship Seminar
	26th	IA Question paper & scheme Scrutiny
	30th & 31st	1st Internal Assessment

MONTH	MON	TUE	WED	THU	FRI	SAT	SUN	Working Days
NOVEMBER 2023			1	2	3	4	5	02
	6	7	8	9	10	11	12	06
	13	14	15	16	17	18	19	04
	20	21	22	23	24	25	26	06
	27	28	29	30				03

HOLIDAYS
1 st – Kannada Rajyotsava
4 th – 1 st Saturday
14 th -Balipadyami
18 th – 3 rd Saturday
30 -Kanakadasa Jayanthi

SEMESTER	DATE	EVENT
VII	2 nd	1 st Internal Assessment
	6 th	Last date for Submitting IA Marks
	7 th	Students Feedback
	8 th	Parents meet - 1
	13 th	Mentor – CR Meeting - 2
	16 th	IA Question paper & scheme Scrutiny
	20 st , 21 nd & 22 nd	2 nd Internal Assessment
	24 th	Girls grievance meeting
	27 th	Last date for Submitting IA Marks
	28 th	Students Feedback
29 th	Parents meet - 2	

MONTH	MON	TUE	WED	THU	FRI	SAT	SUN	Working Days
DECEMBER 2023					1	2	3	01
	4	5	6	7	8	9	10	06
	11	12	13	14	15	16	17	05
	18	19	20	21	22	23	24	06
	25	26	27	28	29	30	31	05

HOLIDAYS
2 nd –1 st Saturday
16 th –3 rd Saturday
25 th -Christmas

SEMESTER	DATE	EVENT
	1 st	Technical Talk
	5 th	Forum Activity
	8 th & 9 th	Industrial Visit
	14 th & 15 th	Project Phase I Seminar
	18 th	Mentor – CR Meeting - 3
	19 th	Lab IA Question paper & scheme Scrutiny
VII	21 nd to 23 th	Lab IA
	26 th	Last date for Submitting Lab IA Marks
	26 th	IA Question paper & scheme Scrutiny
	28 th , 29 th & 30 th	3 rd Internal Assessment

MONTH	MON	TUE	WED	THU	FRI	SAT	SUN	Working Days
JANUARY 2024	1	2	3	4	5	6		05

HOLIDAYS
6 th -1 st Saturday
14 th -Makara sankranthi
26 th —Republic Day

SEMESTER	DATE	EVENT
VII	3 rd	Last date for Submitting IA Marks
	4 th	Students Feedback
	5 th	Parents meet-3


Practical Exams for VII Sem	08-01-2024 To 19-01-2024	Submission of Course File	Theory Exams	22-01-2024 To 09-02-2024
		20-01-2024		

Prof. Prabhuswamy G S
(Department Academic Coordinator)

Dr. Jagannatha N
(Program Coordinator)

SJM Vidyapeetha ®
S.J.M. INSTITUTE OF TECHNOLOGY, CHITRADURGA – 577 502
DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING
Calendar of Events for the Odd sem SEP 2023 – MAR 2024

MONTH	WORKING DAYS							ACADEMIC ACTIVITIES	CO / EXTRA CURRICULAR ACTIVITIES	Project Co-ordinator: VTU Online Examination, E- attestation, SSP Mr.Chandrashekhar R K Website: Alumni , SC –ST cell ,ISTE Co-ordinator: Mr.Maruthi Naik R Time table & Internal Assessment , Seminar Workshop / ISTE Co-ordinator: Sudha T Department Library Women cell Internship,Academic Co-ordinator: Mrs.sushmitha Deb SMS Coordinator: UHV , AICTE activities MOU, Mini project Media center , E- attestation, SSP Co-ordinator: Mr.SanjayKumar K Placement Coordinator: PDP , IIC Faculty member E- attestation, SSP PMKVY Coordinator: Mr.Madhukumar Davanagere Industrial Visit Enterpreunership Coordinator: Dr.Manjunatha S C
	S	M	T	W	T	F	S			
September – 2023						1	2	11 th Commencement of 7 th Semester BE 11 th Commencement of 7 th Semester BE		
	3	4	5	6	7	8	9			
	10	11	12	13	14	15	16			
	17	18	19	20	21	22	23			
	25	26	27	28	29	30				
October - 2023							1	25 th Commencement of III Semester BE 25 th Commencement of V Semester BE 31 st : Students – Mentors Meeting (1 st Semester) 30 th : Students – Mentors Meeting (7 th Semester) 25-10-23 to 23-11-23 Internship for V sem 18, 19 & 20 th 1 st Internal for 1 st Semester BE 18, 19 & 20 th 1 st Internal for 7 th Semester BE		
	2	3	4	5	6	7	8			
	9	10	11	12	13	14	15			
	16	17	18	19	20	21	22			
	23	24	25	26	27	28	29			
	30	31								
November– 2023				1	2	3	4	28 th : Students – Mentors Meeting-2 (1 st Semester) 27 th : Students – Mentors Meeting-2 (7 th Semester) 23 rd , 24 th & 25 th 2 nd Internal for 1 st Semester BE 20 th 21 st & 22 nd 2 nd Internal for 7 th Semester BE	ISTE technical seminar on November 1 st Week	
	5	6	7	8	9	10	11			
	12	13	14	15	16	17	18			
	19	20	21	22	23	24	25			
	26	27	28	29	30					
December – 2023						1	2	28 th : Students – Mentors Meeting-2 (1 st Semester) 27 th : Students – Mentors Meeting-2 (7 th Semester) 26, 27 th & 28 th 3 rd Internal for 1 st Semester BE 28 th 29 th & 30 th 3 rd Internal for 7 th Semester BE	FDP/Seminar /Workshop on Dec 1 st Week	
	3	4	5	6	7	8	9			
	10	11	12	13	14	15	16			
	17	18	19	20	21	22	23			
	24	25	26	27	28	29	30			
	31									
January – 2024								Practical examination for 1 st sem 08-01-2024 to 19-01-2024 Theory examination for 1 st sem 22-01-2024 to 17-02-2024 Practical examination for 7 th sem 08-01-2024 to 19-01-2024 Theory examination for 7 th sem 22-01-2024 to 09-02-2024 Practical examination for 5 th sem 11-03-2024 to 20-03-2024 Theory examination for 5 th sem 22-03-2024 to 20-04-2024		
	2	3	4	5	6	7	8			
	9	10	11	12	13	14	15			
	16	17	18	19	20	21	22			
	23	24	25	26	27	28	29			
	30	31								
February – 2024			1	2	3	4	5	Last working day for 3 rd sem 09-03-2024 Last working day for 5 th sem 16-03-2024 Last working day for 7 th sem & I st sem 20-01-2024 Commencement of 2 nd sem 19-02-2024 Commencement of 8 th sem 13-02-2024 Commencement of 4 th sem 18-03-2024 Commencement of 6 th sem 22-04-2024		
	6	7	8	9	10	11	12			
	13	14	15	16	17	18	19			
	20	21	22	23	24	25	26			
	27	28	29	30						


HOD
 Head of the Dept.
 Electrical & Electronics Engg
 S.J.M.I.T. Chitradurga-577 502



SJM Vidyapeetha ®
SJM INSTITUTE OF TECHNOLOGY

(Affiliated to VTU, Belagavi, approved by AICTE, New Delhi and Accredited by the NAAC with "B" Grade)
Post box No. 73, NH-4, Bypass, Chitradurga - 577502, Karnataka

DEPARTMENT OF CIVIL ENGG

DEPARTMENT ACADEMIC CALENDAR

III SEMESTER B.E 2023-24 (OCT 2023 - FEB 2024)

SEMESTER	COMMENCEMENT OF CLASSES	LAST WORKING DAY
III	15/11/2023	20/02/2024
TOTAL NO. OF WORKING DAYS FOR III SEM : 82		


MONTH	MON	TUE	WED	THU	FRI	SAT	SUN	Working Days	HOLIDAYS
NOVEMBER 2023			1	2	3	4	5	02	1 ST - Kannada Rajyothsava
	6	7	8	9	10	11	12	06	4 th -1 st Saturday
	13	14	15	16	17	18	19	04	14 th - Balipadyami
	20	21	22	23	24	25	26	06	18 th -3 rd Saturday
	27	28	29	30				03	30 th -Kanakadasa Jayanthi

SEMESTER	DATE	EVENTS
III	15-11-2023	Commencement of classes

	Sunday
--	--------


Hussain Imran K M
Dept. Academic Coordinator

Academic Coordinator
Dept of Civil Engg
SJMIT Chitradurga


Dr. Srishaila J M
Prof. & HOD
Head of the Dept
Dept of Civil Engg
S. J. M. I. T. Chitradurga



SJM Vidyapeetha®

SJM INSTITUTE OF TECHNOLOGY

(Affiliated to VTU, Belagavi, approved by AICTE, New Delhi and Accredited by the NAAC with "B" Grade)
Post box No. 73, NH-4, Bypass, Chitradurga - 577502, Karnataka

DEPARTMENT OF CIVIL ENGG

DEPARTMENT ACADEMIC CALENDAR

III SEMESTER B.E 2023-24 (OCT 2023 – MAR 2024)

SEMESTER	COMMENCEMENT OF CLASSES	LAST WORKING DAY
III	15/11/2023	20/02/2024
TOTAL NO. OF WORKING DAYS FOR III SEM : 82		


MONTH	MON	TUE	WED	THU	FRI	SAT	SUN	Working Days	HOLIDAYS
DECEMBER 2023					1	2	3	01	2 nd -1 st Saturday 16 th - 3 rd Saturday 25 th -Christmas
	4	5	6	7	8	9	10	06	
	11	12	13	14	15	16	17	05	
	18	19	20	21	22	23	24	06	
	25	26	27	28	29	30	31	05	

SEMESTER	DATE	EVENTS
III	26,27&28	1 st Internal Assessment

	IA Tests
	Sunday


Hussain Imran K M
Dept. Academic Coordinator

Academic Coordinator
Dept of Civil Engg
SJMIT Chitradurga


Dr. Srishaila J M
Prof. & HOD
Head of the Dept
Dept of Civil Engg
S J M I T Chitradurga



SJM Vidyapeetha ®
SJM INSTITUTE OF TECHNOLOGY

(Affiliated to VTU, Belagavi, approved by AICTE, New Delhi and Accredited by the NAAC with "B" Grade)
Post box No. 73, NH-4, Bypass, Chitradurga - 577502, Karnataka

DEPARTMENT OF CIVIL ENGG

DEPARTMENT ACADEMIC CALENDAR


III SEMESTER B.E 2023-24 (OCT 2023 - MAR 2024)

SEMESTER	COMMENCEMENT OF CLASSES	LAST WORKING DAY
III	15/11/2023	20/02/2024
TOTAL NO. OF WORKING DAYS FOR III SEM : 82		

MONTH	MON	TUE	WED	THU	FRI	SAT	SUN	Working Days	HOLIDAYS
January 2024	1	2	3	4	5	6	7	05	7 th -1 st Saturday 21 st - 3 rd Saturday 15 th -Makara Sankranti 26 th - Republic Day
	8	9	10	11	12	13	14	06	
	15	16	17	18	19	20	21	04	
	22	23	24	25	26	27	28	05	
	29	30	31					03	

SEMESTER	DATE	EVENTS	
III	1 st	Parents Meet-1	IA Tests
	22,23,&24	2 nd Internal Assessment	Parents Meet
			Sunday


Hussain Imran K M
Dept. Academic Coordinator


Dr. Srishaila J M
Prof. & HOD

Academic Coordinator
Dept of Civil Engg
SJMIT Chitradurga



SJM Vidyapeetha ®
SJM INSTITUTE OF TECHNOLOGY

(Affiliated to VTU, Belagavi, approved by AICTE, New Delhi and Accredited by the NAAC with "B++" Grade)
Post box No. 73, NH-4, Bypass, Chitradurga - 577502, Karnataka

DEPARTMENT OF CIVIL ENGG
DEPARTMENT ACADEMIC CALENDAR
III SEMESTER B.E 2023-24 (OCT 2023 – MAR 2024)


SEMESTER	COMMENCEMENT OF CLASSES	LAST WORKING DAY
III	15/11/2023	20/02/2024
TOTAL NO. OF WORKING DAYS FOR III SEM : 82		


MONTH	MON	TUE	WED	THU	FRI	SAT	SUN	Working Days	HOLIDAYS
February 2024				1	2	3	4	02	
	5	6	7	8	9	10	11	06	
	12	13	14	15	16	17	18	05	
	19	20	21	22	23	24	25	06	
	26	27	28	29				04	

SEMESTER	DATE	EVENTS
III	1 st	Parents Meet-2
	9 th & 10 th	Lab IA
	14,15&16 th	3 rd Internal Assessment
	20 th	Parents Meet-3

	IA Tests
	Lab Internals
	Parents Meet-2
	Sunday

VTU ODD Semester Exams				
Practical Exams for III	21-02-2024 to 29-02-2024	Submission of course file	Theory Exams	04-03-2024 to 23-03-2024


Hussain Imran K M
Dept. Academic Coordinator
Academic Coordinator
Dept of Civil Engg
SJMIT Chitradurga


Dr. Srishaila J M
Prof. & HOD
Head of the Dept
Dept of Civil Engg
SJMIT Chitradurga



SJM Vidyapeetha®

SJM INSTITUTE OF TECHNOLOGY

(Affiliated to VTU, Belagavi, approved by AICTE, New Delhi and Accredited by the NAAC with "B" Grade)
Post box No. 73, NH-4, Bypass, Chitradurga - 577502, Karnataka



DEPARTMENT OF CIVIL ENGG

DEPARTMENT ACADEMIC CALENDAR


V SEMESTER B.E 2023-24 (OCT 2023 – MAR 2024)


SEMESTER	COMMENCEMENT OF CLASSES	LAST WORKING DAY
V	25/11/2023	09/03/2024
TOTAL NO. OF WORKING DAYS FOR V SEM : 96		

MONTH	MON	TUE	WED	THU	FRI	SAT	SUN	Working Days	HOLIDAYS
NOVEMBER 2023			1	2	3	4	5	02	1 ST – Kannada Rajyothsava
	6	7	8	9	10	11	12	06	4 th -1 st Saturday
	13	14	15	16	17	18	19	04	14 th – Balipadyami
	20	21	22	23	24	25	26	06	18 th -3 rd Saturday
	27	28	29	30				03	30 th –Kanakadasa Jayanthi

SEMESTER	DATE	EVENTS
V	25-10-2023 to 23-11-2023	Internship
	25-11-2023	Commencement of classes

	Sunday
--	--------


Hussain Imran K M
Dept. Academic Coordinator
Academic Coordinator
Dept of Civil Engg
SJMIT Chitradurga


Dr. Srishaila J M
Prof. & HOD
Head of the Dept
Dept of Civil Engg
S J M I T Chitradurga



SJM Vidyapeetha®
SJM INSTITUTE OF TECHNOLOGY

(Affiliated to VTU, Belagavi, approved by AICTE, New Delhi and Accredited by the NAAC with "B++" Grade)
 Post box No. 73, NH-4, Bypass, Chitradurga - 577502, Karnataka

DEPARTMENT OF CIVIL ENGG
DEPARTMENT ACADEMIC CALENDAR
V SEMESTER B.E 2023-24 (OCT 2023 – MAR 2024)

SEMESTER	COMMENCEMENT OF CLASSES	LAST WORKING DAY
V	25/11/2023	09/03/2024
TOTAL NO. OF WORKING DAYS FOR V SEM : 96		

MONTH	MON	TUE	WED	THU	FRI	SAT	SUN	Working Days	HOLIDAYS
DECEMBER 2023					1	2	3	01	2 nd -1 st Saturday 16 th - 3 rd Saturday 25 th -Christmas
	4	5	6	7	8	9	10	06	
	11	12	13	14	15	16	17	05	
	18	19	20	21	22	23	24	06	
	25	26	27	28	29	30	31	05	

SEMESTER	DATE	EVENTS
V	26,27&28	1 st Internal Assessment

	IA Tests
	Sunday

(Signature)
 Hussain Imran K M
 Dept. Academic Coordinator
Academic Coordinator
 Dept of Civil Engg
 SJMIT Chitradurga

(Signature)
 Dr. Srishaila J M
 Prof. & HOD
 Head of the Dept
 Dept of Civil Engg
 SJMIT Chitradurga

SJM Vidyapeetha ®
SJM INSTITUTE OF TECHNOLOGY

(Affiliated to VTU, Belagavi, approved by AICTE, New Delhi and Accredited by the NAAC with "B++" Grade)
 Post box No. 73, NH-4, Bypass, Chitradurga - 577502, Karnataka

DEPARTMENT OF CIVIL ENGG

DEPARTMENT ACADEMIC CALENDAR

V SEMESTER B.E 2023-24 (OCT 2023 – MAR 2024)


SEMESTER	COMMENCEMENT OF CLASSES	LAST WORKING DAY
V	25/11/2023	09/03/2024
TOTAL NO. OF WORKING DAYS FOR V SEM : 96		

MONTH	MON	TUE	WED	THU	FRI	SAT	SUN	Working Days	HOLIDAYS
January 2024	1		3	4	5	6	7	05	6 th -1 st Saturday 20 th – 3 rd Saturday 15 th -Makara Sankranthi 26 th – Republic Day
	8	9	10	11	12	13	14	06	
	15	16	17	18	19	20	21	04	
	22	23	24	25	26	27	28	05	
	29	30	31					03	

SEMESTER	DATE	EVENTS	
V	2 nd	Parents Meet-1	IA Tests
	29,30,&31	2 nd Internal Assessment	Parents Meet
			Sunday


 Hussain Imran K M
 Dept. Academic Coordinator

Academic Coordinator
 Dept of Civil Engrg
 SJMIT Chitradurga


 Dr. Srishaila J M
 Prof. & HOD

Head of the Dept
 Dept of CIVIL ENGG
 SJMIT Chitradurga



SJM Vidyapeetha ®
SJM INSTITUTE OF TECHNOLOGY

(Affiliated to VTU, Belagavi, approved by AICTE, New Delhi and Accredited by the NAAC with "B++" Grade
 Post box No. 73, NH-4, Bypass, Chitradurga - 577502, Karnataka)


DEPARTMENT OF CIVIL ENGG
DEPARTMENT ACADEMIC CALENDAR
V SEMESTER B.E 2023-24 (OCT 2023 – MAR 2024)


SEMESTER	COMMENCEMENT OF CLASSES	LAST WORKING DAY
V	25/11/2023	09/03/2024
TOTAL NO. OF WORKING DAYS FOR V SEM : 96		

MONTH	MON	TUE	WED	THU	FRI	SAT	SUN	Working Days	HOLIDAYS
February 2024				1	2	3	4	02	
	5	6	7	8	9	10	11	06	
	12	13	14	15	16	17	18	05	
	19	20	21	22	23	24	25	06	
	26	27	28	29				04	

SEMESTER	DATE	EVENTS
V	6th	Parents Meet-2
	19 th & 20 th	Lab IA
	26,27 & 28 th	3 rd Internal Assessment

	IA Tests
	Lab Internals
	Parents Meet-2
	Sunday


 Hussain Imran K M
 Dept. Academic Coordinator
Academic Coordinator
 Dept of Civil Engg
 SJMIT Chitradurga


 Dr. Srishaila J M
 Prof. & HOD
 Head of the Dept
 Dept of Civil Engg
 S J M I T Chitradurga



SJM Vidyapeetha ®
SJM INSTITUTE OF TECHNOLOGY

(Affiliated to VTU, Belagavi, approved by AICTE, New Delhi and Accredited by the NAAC with "B" Grade)
 Post box No. 73, NH-4, Bypass, Chitradurga - 577502, Karnataka

DEPARTMENT OF CIVIL ENGG
DEPARTMENT ACADEMIC CALENDAR
V SEMESTER B.E 2023-24 (OCT 2023 – MAR 2024)

SEMESTER	COMMENCEMENT OF CLASSES	LAST WORKING DAY
V	25/11/2023	09/03/2024
TOTAL NO. OF WORKING DAYS FOR V SEM : 96		

MONTH	MON	TUE	WED	THU	FRI	SAT	SUN	Working Days	HOLIDAYS
March 2024					1	2	3	01	8 th –Mahashivarathri 29 th –Good friday
	4		6	7	8	9	10	05	
	11	12	13	14	15	16	17		
	18	19	20	21	22	23	24		
	25	26	27	28	29	30	31		

SEMESTER	DATE	EVENTS
V	3 rd	Parents meet-3

	Parents Meet-3
	Sunday

VTU ODD Semester Exams				
Practical Exams for V	11-03-2024 to 20-03-2024	Submission of course file	Theory Exams	22-03-2024 to 20-04-2024

[Signature]
 Husain Imran K M
 Dept. Academic Coordinator

Academic Coordinator
 Dept. of Civil Engg
 SJM Institute of Technology

[Signature]
 Dr. Srishaila J M
 Prof. & HOD

Head of the Dept
 Dept of Civil Engg
 S J M I T Chitradurga



SJM Vidyapeetha ®

SJM INSTITUTE OF TECHNOLOGY

(Affiliated to VTU, Belagavi, approved by AICTE, New Delhi and Accredited by the NAAC with "B" Grade)
Post box No. 73, NH-4, Bypass, Chitradurga - 577502, Karnataka



DEPARTMENT OF CIVIL ENGG

DEPARTMENT ACADEMIC CALENDAR

IV & VI SEMESTER B.E 2023-24 (April 2024 –August 2024)

SEMESTER	COMMENCEMENT OF CLASSES	LAST WORKING DAY
IV	22/04/2024	07/08 /2024
VI	29/04/2024	31/07/2024
TOTAL NO. OF WORKING DAYS FOR IV SEM : 82		
TOTAL NO. OF WORKING DAYS FOR VI SEM : 71		

MONTH	MON	TUE	WED	THU	FRI	SAT	SUN	Working Days	HOLIDAYS
APRIL 2024	22	23	24	25	26	27	28	06	
	29	30						02	

SEMESTER	DATE	EVENTS	SEMESTER	DATE	EVENTS
IV	22/04/2024	Commencement of classes	VI	29/04/2024	Commencement of classes

	IA Tests
	Parents meet
	Sunday

MONTH	MON	TUE	WED	THU	FRI	SAT	SUN	Working Days	HOLIDAYS
MAY 2024			1	2	3	4	5	02	1 st -Labour Day
	6	7	8	9	10	11	12	05	4 th -1 st Saturday
	13	14	15	16	17	18	19	05	10 th - Basavajyanthi
	20	21	22	23	24	25	26	06	18 th -3 rd Saturday
	27	28	29	30	31			05	

SEMESTER	DATE	EVENTS	SEMESTER	DATE	EVENTS
IV	7 th ,8 th & 9 th	Spoorthi – College Fest	VI	7 th ,8 th & 9 th	Spoorthi – College Fest

MONTH	MON	TUE	WED	THU	FRI	SAT	SUN	Working Days	HOLIDAYS
JUNE 2024						1	2	00	1 st -1 st Saturday 15 th -3 rd Saturday 17 th - Bakrid
	3	4	5	6	7	8	9	06	
	10	11	12	13	14	15	16	05	
	17	18	19	20	21	22	23	05	
	24	25	26	27	28	29	30	06	

SEMESTER	DATE	EVENTS	SEMESTER	DATE	EVENTS
IV	20 th , 21 st & 22 nd	1 st Internal Assessment	VI	10 th , 11 th & 12 th	1 st Internal Assessment
	25 th	Parents meet		25 th	Parents meet
				28 th , 29 th	Training on E-Survey Software


MONTH	MON	TUE	WED	THU	FRI	SAT	SUN	Working Days	HOLIDAYS
JULY 2024	1	2	3	4	5	6	7	05	6 th -1 st Saturday 17 th - Muharram 20 th -3 rd Saturday
	8	9	10	11	12	13	14	06	
	15	16	17	18	19	20	21	04	
	22	23	24	25	26	27	28	06	
	29	30	31					03	

SEMESTER	DATE	EVENTS	SEMESTER	DATE	EVENTS
IV	31 st	2 nd Internal Assessment	VI	1 st	Training on E-Survey Software
				3 rd , 4 th , 5 th	2 nd Internal Assessment
				12 th , 13 th , 14 th , 15 th , 16 th	5-day Training Program on Microsoft Project
				19 th	Parents meet
				25 th , 26 th , 27 th	3 rd Internal Assessment
				30 th	LAB IA
				31 st	Last working day


MONTH	MON	TUE	WED	THU	FRI	SAT	SUN	Working Days	HOLIDAYS
AUGUST 2024				1	2	3	4	02	3 rd -1 st Saturday
	5	6	7	8	9	10	11	03	

SEMESTER	DATE	EVENTS	SEMESTER	DATE	EVENTS
IV	1 st , 2 nd	2 nd Internal Assessment	VI		
	6 th	LAB IA			
	7 th	Last working day			

IV SEMESTER	Practical Exams	08/08/2024 to 17/08/2024	Submission of Course File	Theory Exams	19/08/2024 to 12/09/2024
			21/08/2024		
VI SEMESTER	Practical Exams	01/08/2024 to 10/08/2024	Submission of Course File	Theory Exams	12/08/2024 to 14/09/2024
			19/08/2024		


 Hussain Imran K M
 Dept. Academic Coordinator

Academic Coordinator
 Dept of Civil Engg
 SJMIT Chitradurga


 Dr. Srishaila J M
 Prof. & HOD
 Head of the Dept
 Dept of CIVIL ENGG
 SJMIT Chitradurga



SJM Vidyapeetha ®
SJM INSTITUTE OF TECHNOLOGY

(Affiliated to VTU, Belagavi, approved by AICTE, New Delhi and Accredited by the NAAC with "B" Grade)
Post box No. 73, NH-4, Bypass, Chitradurga - 577502, Karnataka

DEPARTMENT OF CIVIL ENGG

DEPARTMENT ACADEMIC CALENDAR


VII SEMESTER B.E 2023-24 (SEPT 2023 - FEB 2024)


SEMESTER	COMMENCEMENT OF CLASSES	LAST WORKING DAY
VII	11/09/2023	06/01/2024
TOTAL NO. OF WORKING DAYS FOR VII SEM : 83		

MONTH	MON	TUE	WED	THU	FRI	SAT	SUN	Working Days	HOLIDAYS
SEPTEMBER 2023	11	12	13	14	15	16	17	05	18 th - Ganesh Festival
	18	19	20	21	22	23	24	05	28 th - Id Milad
	25	26	27	28	29	30		05	16 th - 1 st Saturday

SEMESTER	DATE	EVENTS
VII	11-08-2023 to 11-09-2023	Internship
	11-09-2023	Commencement of classes

	Mentors - CR Meeting
	IA Tests
	Parents Meet
	Sunday


Hussain Imran K M
Dept. Academic Coordinator
Academic Coordinator
Dept of Civil Engg
SJMIT Chitradurga


Dr. Srishaila J M
Prof. & HOD

Head of the Dept
Dept of Civil Engg
S. J. M. I. T. Chitradurga



SJM Vidyapeetha ®

SJM INSTITUTE OF TECHNOLOGY

(Affiliated to VTU, Belagavi, approved by AICTE, New Delhi and Accredited by the NAAC with "B" Grade)
Post box No. 73, NH-4, Bypass, Chitradurga - 577502, Karnataka



DEPARTMENT OF CIVIL ENGG

DEPARTMENT ACADEMIC CALENDAR


VII SEMESTER B.E 2023-24 (SEPT 2023 - FEB 2024)

SEMESTER	COMMENCEMENT OF CLASSES	LAST WORKING DAY
VII	11/09/2023	06/01/2024
TOTAL NO. OF WORKING DAYS FOR VII SEM : 83		


MONTH	MON	TUE	WED	THU	FRI	SAT	SUN	Working Days	HOLIDAYS
OCTOBER 2023							1		2 nd Gandhi Jayanthi
	2	3	4	5	6	7	8	04	7 th - 1 st Saturday
	9	10	11	12	13	14	15	05	14 th - Mahalaya Amavasya
	16	17	18	19	20	21	22	05	21 st - 3 rd Saturday
	23	24	25	26	27	28	29	03	23 rd - Ayudha Pooja
	30	31						02	24 th - Vijaya Dashami 28 th - Vaimiki Jayanthi

SEMESTER	DATE	EVENTS
VII	5 th & 6 th	Pre-Employment Training Program
	16 th	Mentor- CR Meeting -1
	25 th	Parents Meet
	30 th & 31 st	1 st Internal Assessment

	Mentors - CR Meeting
	IA Tests
	Parents Meet
	Pre-Employment Training Program
	Sunday


Hussain Imran K M
Dept. Academic Coordinator

Academic Coordinator
Dept of Civil Engg
SJMIT Chitradurga


Dr. Srishaila J M
Prof. & HOD

Head of the Dept
Dept of Civil Engg
S J M I T Chitradurga



SJM Vidyapeetha ®
SJM INSTITUTE OF TECHNOLOGY

(Affiliated to VTU, Belagavi, approved by AICTE, New Delhi and Accredited by the NAAC with "B" Grade)
Post box No. 73, NH-4, Bypass, Chitradurga - 577502, Karnataka

DEPARTMENT OF CIVIL ENGG

DEPARTMENT ACADEMIC CALENDAR


VII SEMESTER B.E. 2023-24 (SEPT 2023 - FEB 2024)


SEMESTER	COMMENCEMENT OF CLASSES	LAST WORKING DAY
VII	11/09/2023	06/01/2024
TOTAL NO. OF WORKING DAYS FOR VII SEM : 83		

MONTH	MON	TUE	WED	THU	FRI	SAT	SUN	Working Days	HOLIDAYS
NOVEMBER 2023			1	2	3	4	5	02	1 st - Kannada Rajyotsava
	6	7	8	9	10	11	12	06	4 th - 1 st Saturday
	13	14	15	16	17	18	19	04	14 th - Balipadyami
	20	21	22	23	24	25	26	06	18 th - 3 rd Saturday
	27	28	29	30				03	30 th - Kanakadasa Jayanthi

SEMESTER	DATE	EVENTS
VII	2 nd	1 st Internal Assessment
	7 th	Last date of submitting IA marks
	9 th	Parents meet-1
	17 th	Mentor - CR Meet -2
	20-22	2 nd Internal Assessment
	20-25	FDP
	27 th	Last date of submitting IA Marks
	28 th	ICI Inauguration
	29 th	Parents meet-2

	Mentors - CR Meeting
	IA Tests
	Parents Meet
	FDP
	Sunday


Hussain Imran K M
Dept. Academic Coordinator
Academic Coordinator
Dept of Civil Engg
SJMIT Chitradurga


Dr. Srishaila J M
Prof. & HOD
Head of the Dept
Dept of Civil Engg
S J M I T Chitradurga

SJM Vidyapeetha ©

SJM INSTITUTE OF TECHNOLOGY

(Affiliated to VTU, Belagavi, approved by AICTE, New Delhi and Accredited by the NAAC with "B++" Grade)
Post box No. 73, NH-4, Bypass, Chitradurga - 577502, Karnataka

DEPARTMENT OF CIVIL ENGG

DEPARTMENT ACADEMIC CALENDAR

VII SEMESTER B.E 2023-24 (SEPT 2023 – FEB 2024)

SEMESTER	COMMENCEMENT OF CLASSES	LAST WORKING DAY
VII	11/09/2023	06/01/2024
TOTAL NO. OF WORKING DAYS FOR VII SEM : 83		

MONTH	MON	TUE	WED	THU	FRI	SAT	SUN	Working Days	HOLIDAYS
DECEMBER 2023					1	2	3	01	2 nd - 3 rd Saturday 16 th - 3 rd Saturday 25 th - Christmas
	4	5	6	7	8	9	10	06	
	11	12	13	14	15	16	17	05	
	18	19	20	21	22	23	24	06	
	25	26	27	28	29	30	31	05	

SEMESTER	DATE	EVENTS
VII	12 th & 13 th	Project Phase-2
	8 th & 9 th	MSP
	18 th	Mentor - CR Meet -2
	21 th to 23 rd	Lab IA
	26 th	Last date for Submitting Lab IA Marks
	28 th , 29 th , & 30 th	3 rd Internal Assessment

	Mentors - CR Meeting
	IA Tests
	Project Phase-2
	Lab Internals
	MSP
	Sunday

Hussain Anran K M
Dept. Academic Coordinator

Academic Coordinator
Dept of Civil Engg
SJMIT Chitradurga

Dr. Srishaila J M
Prof. & HOD

Head of the Dept
Academic Coordinator
Dept of Civil Engg
SJMIT Chitradurga



SJM Vidyapeetha @
SJM INSTITUTE OF TECHNOLOGY
 (Affiliated to VTU, Belagavi, approved by AICTE, New Delhi and Accredited by the NAAC with "B" Grade)
 Post box No. 73, NH-4, Bypass, Chitradurga - 577502, Karnataka

DEPARTMENT OF CIVIL ENGG
DEPARTMENT ACADEMIC CALENDAR
VII SEMESTER B.E 2023-24 (SEPT 2023 - FEB 2024)

SEMESTER	COMMENCEMENT OF CLASSES	LAST WORKING DAY
VII	11/09/2023	06/01/2024
TOTAL NO. OF WORKING DAYS FOR VII SEM : 83		


MONTH	MON	TUE	WED	THU	FRI	SAT	SUN	Working Days	HOLIDAYS
January 2024	1	2	3	4	5	6		05	

SEMESTER	DATE	EVENTS
VII	2 nd	Last submitting IA Marks
	3 rd	Parents meet-3

	Parents Meet
	Sunday

Practical Exams for VII	08-01-2024 to 19-01-2024	Submission of course file	Theory Exams	22-01-2024 to 09-02-2024
		20-01-2024		


 Hussain Imran K M
 Dept. Academic Coordinator
Academic Coordinator
 Dept of Civil Engg
 SJMIT Chitradurga


 Dr. Srishaila J M
 Prof. & HOD
Head of the Dept
 Dept of Civil Engg
 S J M I T Chitradurga



SJM Vidyapeetha ®

SJM INSTITUTE OF TECHNOLOGY

(Affiliated to VTU, Belagavi, approved by AICTE, New Delhi and Accredited by the NAAC with "B++ Grade")

Post box No. 73, NH-4, Bypass, Chltradurga - 577502, Karnataka

DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING

DEPARTMENT ACADEMIC CALENDER

IV & VI SEMESTER B.E 2023-24 (APRIL 2024- AUGUST 2024)

SEMESTER	COMMENCEMENT OF CLASSES	LAST WORKING DAY
IV	22/04/2024	07/08/2024
VI	29/04/2024	31/07/2024
Total number of working days for IV Sem:82		
Total number of working days for VI Sem:71		

MONTH	MON	TUE	WED	THU	FRI	SAT	SUN	Working days
APRIL 2024	22	23	24	25	26	27	28	06
	29	30						02

SEMESTER	DATE	EVENT
IV	22/04/2024	Commencement of classes

SEMESTER	DATE	EVENT
VI	29/04/2024	Commencement of classes

	Mentor -CR Meeting
	IA Tests
	Intimation to Parents
	Sunday

MONTH	MON	TUE	WED	THU	FRI	SAT	SUN	Working days
MAY 2024			1	2	3	4	5	02
	6	7	8	9	10	11	12	05
	13	14	15	16	17	18	19	05
	20	21	22	23	24	25	26	06
	27	28	29	30	31			05

SEMESTER	DATE	EVENT
IV	7 th , 8 th , 9 th	Spoorthi-College fest
	13 th	Forum activity

SEMESTER	DATE	EVENT
VI	7 th , 8 th , 9 th	Spoorthi-College fest
	13 th	Forum activity
	27 th	Mentor-CR Meeting-1
	28 th	IA Question paper & Scheme Scrutiny
	29 th , 30 th , 31 st	1 st Internal Assessment

HOLIDAYS
1 st -labor's day
4 th -1 st saturday
10 th -Basava Jayanthi
18 th -3 rd Saturday

MONTH	MON	TUE	WED	THU	FRI	SAT	SUN	Working days
JUNE 2024						1	2	00
	3	4	5	6	7	8	9	06
	10	11	12	13	14	15	16	05
	17	18	19	20	21	22	23	05
	24	25	26	27	28	29	30	06

SEMESTER	DATE	EVENT
IV	7 th	Mentor-CR Meeting-1
	8 th	IA Question paper & scheme Scrutiny
	10 th , 11 th , 12 th	1 st Internal Assessment
	13 th	Forum activity
	17 th	Last date for submitting IA marks
	19 th	Students feedback
	20 th	Intimation to Parents- 1 st IA marks
	21 st	Parents meet

SEMESTER	DATE	EVENT
VI	5 th	Last date for submitting IA marks
	6 th	Students feedback
	7 th	Intimation to Parents- 1 st IA marks
	13 th	Forum activity
	25 th	Mentor-CR Meeting-2
	26 th	IA Question paper & scheme Scrutiny
	27 th , 28 th , 29 th	2 nd Internal Assessment

HOLIDAYS
1 st -1 st saturday
15 th -3 rd Saturday
18 th -Bakrid

MONTH	MON	TUE	WED	THU	FRI	SAT	SUN	Working days
JULY 2024	1	2	3	4	5	6	7	05
	8	9	10	11	12	13	14	06
	15	16	17	18	19	20	21	04
	22	23	24	25	26	27	28	06
	29	30	31					03

SEMESTER	DATE	EVENT
IV	19 th	Forum Activity
	26 th	Mentor-CR Meeting-2
	27 th	IA Question paper & scheme Scrutiny
	29 th 30 th 31 st	2 nd Internal Assessment

SEMESTER	DATE	EVENT
VI	3 rd	Last date for submitting IA marks
	4 th	Students feedback
	5 th	Intimation to Parents- 2 nd IA marks
	8 th	Forum Activity
	9 th	Parents Meet
	22 nd	LAB IA Question paper & scheme Scrutiny
	23 rd	LAB IA
	23 rd	Mentor-CR Meeting-3
	25 th 26 th 27 th	3 rd Internal Assessment
	29 th	Last date for submitting IA marks
	30 th	Students feedback
	31 st	Intimation to Parents- 3 rd IA marks
31 st	Last working day	

HOLIDAYS
6 th -1 st saturday
17 th -Muharram
20 th -3 rd Saturday

MONTH	MON	TUE	WED	THU	FRI	SAT	SUN	Working days
AUGUST 2024				1	2	3	4	02
	5	6	7	8	9	10	11	03

SEMESTER	DATE	EVENT
IV	1 st	Lab IA Question paper & scheme Scrutiny
	2 nd	Lab IA
	5 th	Last date for submitting both IA & lab IA marks
	6 th	Students feedback
	7 th	Intimation to Parents- 3 rd IA marks
	7 th	Last working day


SEMESTER	DATE	EVENT
VI		

SEMESTER	PRACTICAL EXAMINATION	SUBMISSION OF COURSE FILE	THEORY EXAMS
IV	08/08/2024 TO 17/08/2024	21/08/2024	19/08/2024 TO 12/09/2024
VI	01/08/2024 TO 10/08/2024	19/08/2024	12/08/2024 TO 14/09/2024

HOLIDAYS
3 rd -1 st saturday


Prof. Basantha Kumari

Department Academic coordinator


Prof. Poral Nagaraj

H.O.D



SJM Vidyapeetha ®
SJM INSTITUTE OF TECHNOLOGY

(Affiliated to VTU, Belagavi, approved by AICTE, New Delhi and Accredited by the NAAC with "B++ Grade")

Post box No. 73, NH-4, Bypass, Chltradurga - 577502, Karnataka

DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING

DEPARTMENT ACADEMIC CALENDER

VIII SEMESTER B.E 2023-24 (FEB 2024 – MAY 2024)

Commencement of Classes VIII: 12/02/2024

Last working day: 11/05/2024

MONTH	MON	TUE	WED	THU	FRI	SAT	SUN	Working Days	EVENTS VIII Sem	HOLIDAYS
FEB 2024	12	13	14	15	16	17	18	05	12 th Commencement of classes	
	19	20	21	22	23	24	25	06		
	26	27	28	29				04		
MARCH 2024					1	2	3	01	Internship Seminar 6 th & 7 th 11 th Mentor-CR Meeting-1 12 th IA Question paper & scheme Scrutiny 1 st Internal Assessment 14 th & 15 th 20 th Last date for submitting IA marks 21 st Students feedback 22 nd Parents meet-1	8 th –Mahashivarathri 29 th – Good Friday
	4	5	6	7	8	9	10	05		
	11	12	13	14	15	16	17	05		
	18	19	20	21	22	23	24	06		
	25	26	27	28	29	30	31	05		
APRIL 2024	1	2	3	4	5	6	7	05	Technical seminar 4 th & 5 th 10 th Mentor-CR Meeting-2 12 th IA Question paper & scheme Scrutiny 2 nd Internal Assessment 15 th & 16 th 18 th , 19 th and 20 th Spoorthi 22 nd Girls grievance meeting 23 rd Last date for submitting IA marks 24 th –Parents meet-2 Project Phase-2 seminar 26 th & 27 th 29 th & 30 th Lab –IA	9 th – Ugadi 11 th – Ramzan
	8	9	10	11	12	13	14	04		
	15	16	17	18	19	20	21	05		
	22	23	24	25	26	27	28	06		
	29	30						02		
MAY 2024			1	2	3	4	5	02	3 rd Mentor-CR Meeting-3 4 th IA Question paper & scheme Scrutiny 3 rd Internal Assessment 6 th , & 7 th 11 th Last date for submitting both IA & lab IA marks 9 th –Farewell	1 st – Labour's day
	6	7	8	9	10	11	12	06		
	13	14	15	16	17	18	19			
	20	21	22	23	24	25	26			
	27	28	29	30	31					

Total No. of Working days for VIII Sem:67

Internship Viva Voce/Project Viva for VIII Sem 23-05-2024 to 30-05-2024

VTU ODD Semester Exams

Theory Exams 13-05-2024 To 21-05-2024

Holidays	Parents Meeting
Internal Assessment Tests	Mentor-CR Meeting

Ba
Prof. Basantha kumari
Department Academic coordinator

Prof. Poral Nagaraj
Prof. Poral Nagaraj
H.O.D



SJM Vidyapeetha @
SJM INSTITUTE OF TECHNOLOGY

(Affiliated to VTU, Belagavi, approved by AICTE, New Delhi and Accredited by the NAAC with "B" Grade")

Post box No. 73, NH-4, Bypass, Chitradurga - 577502, Karnataka

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING
DEPARTMENT ACADEMIC CALENDER

III & V SEMESTER B.E 2023-24(NOV 2023-MAR 2024)

SEMESTER	COMMENCEMENT OF CLASSES	LAST WORKING DAY
III	15/11/2023	20/02/2024
V	25/11/2023	09/03/2024
Total number of working days for III Sem:82		
Total number of working days for V Sem:96		

MONTH	MON	TUE	WED	THU	FRI	SAT	SUN	Working days
NOVEMBER 2023			1	2	3	4	5	02
	6	7	8	9	10	11	12	06
	13	14	15	16	17	18	19	04
	20	21	22	23	24	25	26	06
	27	28	29	30				03

SEMESTER	DATE	EVENT
III	15/11/2023	Commencement of classes

SEMESTER	DATE	EVENT
V	25/10/2023 to 23/11/2023	Internship
	25/11/2023	Commencement of classes

	Mentor -CR Meeting
	IA Tests
	Parents Meet
	Sunday

HOLIDAYS
1 st -Kannada Rajyothsava
4 th -1 st saturday
14 th - Balipadyami
18 th -3 rd Saturday
30 th -Kanakadasa Jayanthi

MONTH	MON	TUE	WED	THU	FRI	SAT	SUN	Working days
DECEMBER 2023					1	2	3	01
	4	5	6	7	8	9	10	06
	11	12	13	14	15	16	17	05
	18	19	20	21	22	23	24	06
	25	26	27	28	29	30	31	05

SEMESTER	DATE	EVENT
III	21 st	Mentor-CR Meeting-1
	22 nd	IA Question paper & scheme Scrutiny
	26 th , 27 th & 28 th	1 st Internal Assessment

SEMESTER	DATE	EVENT
V	4 th	Internship Seminar
	22 nd	Mentor-CR Meeting-1
	23 rd	IA Question paper & scheme Scrutiny
	26 th , 27 th & 28 th	1 st Internal Assessment

HOLIDAYS
2 nd - 1 st Saturday
16 th - 3 rd Saturday
25 th - Christmas

MONTH	MON	TUE	WED	THU	FRI	SAT	SUN	Working days
JANUARY 2024	1	2	3	4	5	6	7	05
	8	9	10	11	12	13	14	06
	15	16	17	18	19	20	21	05
	22	23	24	25	26	27	28	05
	29	30	31					03

SEMESTER	DATE	EVENT
III	1 st	Last date for submitting IA marks
	2 nd	Students feedback
	4 th	Parents Meet-1
	18 th	Mentor-CR Meeting-2
	19 th	IA Question paper & scheme Scrutiny
	22 nd , 23 rd & 24 th	2 nd Internal Assessment
	27 th	Girls grievance meeting
	29 th	Last date for submitting IA marks
	30 th	Students feedback
	31 st	Parents meet-2

SEMESTER	DATE	EVENT
V	2 nd	Last date for submitting IA marks
	3 rd	Students feedback
	5 th	Parents Meet-1
	25 th	Mentor-CR Meeting-2
	27 th	IA Question paper & scheme Scrutiny
	29 th , 30 th , & 31 st	2 nd Internal Assessment

HOLIDAYS
6 th - 1 st Saturday
15 th - Makara Sankranti
20 th - 21 st Saturday
26 th - Republic day

MONTH	MON	TUE	WED	THU	FRI	SAT	SUN	Working days
				1	2	3	4	02
				8	9	10	11	06
FEBRUARY 2024	5	6	7	15	16	17	18	05
	12	13	14	22	23	24	25	06
	19	20	21	29				04
	26	27	28					

SEMESTER	DATE	EVENT
III	1 st	Forum Activity
	12 th	Mentor-CR Meeting-3
	13 th	Both IA & lab Question paper & scheme Scrutiny
	9 th & 10 th	Lab -IA
	19 th	IA Question paper & scheme Scrutiny
	14 th , 15 th & 16 th	3 rd Internal Assessment
	19 th	Last date for submitting both IA & lab IA marks
	19 th	Students feedback
	20 th	Parents meet-3

SEMESTER	DATE	EVENT
V	1 st	Forum Activity
	5 th	Last date for submitting IA marks
	6 th	Students feedback
	7 th	Parents meet-2
	23 rd	Mentor-CR Meeting-3
	24 th	IA Question paper & scheme Scrutiny
	26 th , 27 th & 28 th	3 rd Internal Assessment

HOLIDAYS
3 rd - 1 st Saturday
17 th - 3 rd Saturday

MONTH	MON	TUE	WED	THU	FRI	SAT	SUN	Working days
MARCH 2024					1	2	3	01
	4	5	6	7	8	9	10	05


SEMESTER	DATE	EVENT
V	1 st	Lab IA Question paper & scheme Scrutiny
	4 th	Lab IA
	5 th	Last date for submitting both IA & lab IA marks
	6 th	Students feedback
	7 th	Parents meet-3

SEMESTER	PRACTICAL EXAMINATION	SUBMISSION OF COURSE FILE	THEORY EXAMS
III	21/02/2024 TO 29/02/2024	02/03/2024	04/03/2024 TO 23/03/2024
V	11/03/2024 TO 20/03/2024	21/03/2024	22/03/2024 TO 20/04/2024

HOLIDAYS
2 nd -1 st saturday
8 th -Maha shivratri


Prof. Nandini G R

Department Academic coordinator


Dr. Siddesh K B
H.O.D



SJM Vidyanpeetha ®

SJM INSTITUTE OF TECHNOLOGY

(Affiliated to VTU, Belagavi, approved by AICTE, New Delhi and Accredited by the NAAC with "B++ Grade")

Post box No. 73, NH-4, Bypass, Chitradurga - 577502, Karnataka

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING DEPARTMENT ACADEMIC CALENDER

IV & VI SEMESTER B.E 2023-24 (APRIL 2024- AUGUST 2024)

SEMESTER	COMMENCEMENT OF CLASSES	LAST WORKING DAY
IV	22/04/2024	07/08/2024
VI	29/04/2024	31/07/2024
Total number of working days for IV Sem:82		
Total number of working days for VI Sem:71		

MONTH	MON	TUE	WED	THU	FRI	SAT	SUN	Working days
APRIL 2024	22	23	24	25	26	27	28	06
	29	30						02

SEMESTER	DATE	EVENT
IV	22/04/2024	Commencement of classes

SEMESTER	DATE	EVENT
VI	29/04/2024	Commencement of classes

	Mentor -CR Meeting
	IA Tests
	Intimation to Parents
	Sunday

MONTH	MON	TUE	WED	THU	FRI	SAT	SUN	Working days
MAY 2024			1	2	3	4	5	02
			8	9	10	11	12	05
	6	7	15	16	17	18	19	05
	13	14	22	23	24	25	26	06
	20	21	28	29	30	31		05
	27							

SEMESTER	DATE	EVENT
IV	7 th , 8 th , 9 th	Spoorthi-College fest
	13 th	Forum activity

SEMESTER	DATE	EVENT
VI	7 th , 8 th , 9 th	Spoorthi-College fest
	13 th	Forum activity
	27 th	Mentor-CR Meeting-1
	28 th	IA Question paper & scheme Scrutiny
	29 th , 30 th , 31 st	1 st Internal Assessment

HOLIDAYS
1 st -labor's day
4 th -1 st saturday
10 th -Basava Jayanthi
18 th -3 rd Saturday

SJM INSTITUTE OF TECHNOLOGY, CHITRADURGA-02
DEPARTMENT OF ELECTRICAL & ELECTRONICS ENGG.
TIME TABLE

SEM: III

Effect from: 15-11-2023 09-03-2024


Class room: ELH-3

TIME/ DAYS	9.00 to 10.00 am	10.00 to 11.00 am	11.00 to 11.15 am	11.15 to 12.15 pm	12.15 to 01.15 pm	01.15 to 02.30 pm	02.30 to 03.30 pm	03.30 to 04.30 pm	04.30 to 05.30 pm
MON	ECA SD	T&G DR.BGK	T E A B R E A K	MAT RKV	AEC RKM	L U N C H B R E A K	← T&G Lab (DR.SCM)B1 →		
TUE	DLC CRK	T&G DR.BGK		MAT RKV	ECA SD		← AEC Lab (RKM)B2 →		
WED	DLC CRK	T&G DR.BGK		MAT RKV	AEC RKM		← T&G Lab (NF)B2 →		
THU	AEC RKM	T&G DR.BGK		ECA SD	DLC CRK		← AEC Lab (RKM)B1 →		
FRI	MAT RKV	ECA SD		DLC CRK			← ECA Lab (CRK)B1 →		
SAT	Social connect & Responsabilités (RKM)						← Pspice Lab (SK)B2 →		
							NSS/YOGA/PED		
							PDP/SPORTS		

Sl no	Subject name and code	Faculty name
01	BEE301 Engineering Mathmatics for EEE	Prof.Ramya K V
02	BEE302 Electric Circuit analysis	Prof.Sushmitha Deb(Theory) Prof.Chandrashekhar R Kambali(Lab)
03	BEE 303 Analog Electronic Circuits	Prof.Maruthi Naik R K
04	BEE304 Transformer and genererators	Dr.Kumaraswamy.B.G
05	BEEL305 Transformer and generators lab	Dr.Manjunatha S C
06	BEE306A Digital logic Circuit	Prof.Chandrashekhar R Kambali
07	BSCCK307 Social Connect Responsibility	Prof.Maruthi Naik R K
08	BEEL358 Circuit Lab using Pspice	Prof.SanjayKumar K
09	BNSK359/BPEK359/BYOK359 NSS/PED/YOGA	Dr.Kumaraswamy.K


Academic Co-ordinator

Prof.Sushmitha Deb


HOD
Head of the Dept.
Electrical & Electronics Engg
S J.M.I.T. Chitradurga-677 60

(Dr.Kumaraswamy.B.G)

SJM INSTITUTE OF TECHNOLOGY, CHITRADURGA-02
DEPARTMENT OF ELECTRICAL & ELECTRONICS ENGG.

TIME TABLE

SEM: V

Effect from: 25-11-2023 to 16-03-2024


Class room: ELH-3

TIME/ DAYS	9.00 to 10.00 am	10.00 to 11.00 am	11.00 to 11.15 am	11.15 to 12.15 pm	12.15 to 01.15 pm	01.15 to 02.30 pm	02.30 to 03.30 pm	03.30 to 04.30 pm	04.30 to 05.30 pm
MON	RM RKM	TD Dr.SCM	T E A B R E A K	PE SD	PSA-1 NF	L U N C H B R E A K	← CS Lab (ST)B1 →		
TUE	PSA-1 NF	PE SD		Environmental Studies			← CS Lab (ST)B2 →		
WED	PSA-1 NF	RM RKM		CS ST	TD Dr.SCM		← PE Lab (SD)B1 →		
THU	PE SD	PSA-1 NF		TD Dr.SCM	CS ST		← PE Lab (SD)B2 →		
FRI	CS ST	TD Dr.SCM		RM RKM	PE SD		NSS/YOGA/PED		
SAT	AEC(RES PROJECT)Dr.SCM						PDP/SPORTS		

Sl no	Subject name and code	Faculty name
01	21EE51 Transmission and Distribution	Dr.Manjunatha S C
02	IPCC 21EE52 Control system	Prof.Sudha T
03	PCC 21EE53 Power system analysis -1	Prof.Noor Fathima
04	PCC 21EE54 Power Electronics	Prof.Sushmitha Deb
05	PCC 21EEL55 Power Electronics Lab	Prof.Sushmitha Deb
06	21RMI56 Rsearch and Methodology	Prof.Maruthi Naik R K
07	21CIV57 Environmental Studies	Prof.Harish Kumar
08	Abhility Enhancement course 21EEP584 Renewable Energy project	Dr.Manjunatha S C


Academic Co-ordinator

Prof.Sushmitha Deb


HOD
Head of the Dept.
Electrical & Electronics Engg
S J.M.I.T. Chitradurga-577 50

(Dr.Kumaraswamy.B.G)

SJM INSTITUTE OF TECHNOLOGY, CHITRADURGA-02
DEPARTMENT OF ELECTRICAL & ELECTRONICS ENGG.

TIME TABLE

SEM:VII
ELH-3

Effect from: 11-09-2023 to 06-01-2024

Class room:

TIME/ DAYS	9.00 to 10.00 am	10.00 to 11.00 am	11.00 to 11.15 am	11.15 to 12.15 pm	12.15 to 01.15 pm	01.15 to 02.30 pm	02.30 to 03.30 pm	03.30 to 04.30 pm	04.30 to 05.30 pm
MON	S&W CRK	PSA-2 SK	T E A C H E R S	PSP ST	UEP MD	L U N C H B R E A K	← PSS Lab (SK) B1 →		
TUE	UEP MD	PSA-2 SK		IS TN	PSP ST		← HVE Lab (Dr.BGK) B2 →		
WED	PSA-2 SK	UEP MD		IS TN	S&W CRK		← PSS Lab (SK) B2 →		
THU	PSP ST	S&W CRK		IS TN	PSA-2 SK		← HVE Lab (MD) B1 →		
FRI	S&W CRK	UEP MD		PSP ST			Project work →		
SAT	Project work →					PDP/SPORTS			

Sl no	Subject name and code	Faculty name
01	18EE71 – Power system analysis -2	Prof.Sanjay Kumar K
02	18EE72- Power system protection	Prof.Sudha T
03	Professional elective -2 18EE731- Solar and wind energy	Prof.Chandrashekhar R Kambali
04	Professional elective -2 18EE742- Utilization of Electric power	Prof.Madhukumar Davanagere
05	Open Elective-B 18ME753- Industrial safety	Prof.Nagaraj T
06	18EEL76- Power system simulation Lab	Prof.Sanjay Kumar K
07	18EEL77- Relay and High voltage Lab	Dr.Kumaraswamy.B.G Prof.Madhukumar Davanagere
08	18EEP78 - Project work phase -1	Prof.Chandrashekhar R Kambali


Academic Co-ordinator

Prof.Sushmitha Deb


HOD
Head of the Dept.
Electrical & Electronics Engg
S J.M.I.T. Chitradurga-677 60

(Dr.Kumaraswamy.B.G)

SJM INSTITUTE OF TECHNOLOGY, CHITRADURGA-02
DEPARTMENT OF ELECTRICAL & ELECTRONICS ENGG.
TIME TABLE

SEM: III

Effect from: 15-11-2023 09-03-2024


Class room: ELH-3

TIME/ DAYS	9.00 to 10.00 am	10.00 to 11.00 am	11.00 to 11.15 am	11.15 to 12.15 pm	12.15 to 01.15 pm	01.15 to 02.30 pm	02.30 to 03.30 pm	03.30 to 04.30 pm	04.30 to 05.30 pm
MON	ECA SD	T&G DR.BGK	T E A B R E A K	MAT RKV	AEC RKM	L U N C H B R E A K	← T&G Lab (DR.SCM)B1 →		
TUE	DLC CRK	T&G DR.BGK		MAT RKV	ECA SD		← AEC Lab (RKM)B2 →		
WED	DLC CRK	T&G DR.BGK		MAT RKV	AEC RKM		← T&G Lab (NF)B2 →		
THU	AEC RKM	T&G DR.BGK		ECA SD	DLC CRK		← AEC Lab (RKM)B1 →		
FRI	MAT RKV	ECA SD		DLC CRK			← ECA Lab (CRK)B1 →		
SAT	Social connect & Responsabilités (RKM)						← Pspice Lab (SK)B2 →		
							NSS/YOGA/PED		
							PDP/SPORTS		

Sl no	Subject name and code	Faculty name
01	BEE301 Engineering Mathmatics for EEE	Prof.Ramya K V
02	BEE302 Electric Circuit analysis	Prof.Sushmitha Deb(Theory) Prof.Chandrashekhar R Kambali(Lab)
03	BEE 303 Analog Electronic Circuits	Prof.Maruthi Naik R K
04	BEE304 Transformer and genererators	Dr.Kumaraswamy.B.G
05	BEEL305 Transformer and generators lab	Dr.Manjunatha S C
06	BEE306A Digital logic Circuit	Prof.Chandrashekhar R Kambali
07	BSCCK307 Social Connect Responsibility	Prof.Maruthi Naik R K
08	BEEL358 Circuit Lab using Pspice	Prof.SanjayKumar K
09	BNSK359/BPEK359/BYOK359 NSS/PED/YOGA	Dr.Kumaraswamy.K


Academic Co-ordinator

Prof.Sushmitha Deb


HOD
Head of the Dept.
Electrical & Electronics Engg
S J.M.I.T. Chitradurga-677 60

(Dr.Kumaraswamy.B.G)

SJM INSTITUTE OF TECHNOLOGY, CHITRADURGA-02
DEPARTMENT OF ELECTRICAL & ELECTRONICS ENGG.
TIME TABLE

SEM: V

Effect from: 25-11-2023 to 16-03-2024


Class room: ELH-3

TIME/ DAYS	9.00 to 10.00 am	10.00 to 11.00 am	11.00 to 11.15 am	11.15 to 12.15 pm	12.15 to 01.15 pm	01.15 to 02.30 pm	02.30 to 03.30 pm	03.30 to 04.30 pm	04.30 to 05.30 pm
MON	RM RKM	TD Dr.SCM	T E A B R E A K	PE SD	PSA-1 NF	L U N C H B R E A K	← CS Lab (ST)B1 →		
TUE	PSA-1 NF	PE SD		Environmental Studies			← CS Lab (ST)B2 →		
WED	PSA-1 NF	RM RKM		CS ST	TD Dr.SCM		← PE Lab (SD)B1 →		
THU	PE SD	PSA-1 NF		TD Dr.SCM	CS ST		← PE Lab (SD)B2 →		
FRI	CS ST	TD Dr.SCM		RM RKM	PE SD		NSS/YOGA/PED		
SAT	AEC(RES PROJECT)Dr.SCM						PDP/SPORTS		

Sl no	Subject name and code	Faculty name
01	21EE51 Transmission and Distribution	Dr.Manjunatha S C
02	IPCC 21EE52 Control system	Prof.Sudha T
03	PCC 21EE53 Power system analysis -1	Prof.Noor Fathima
04	PCC 21EE54 Power Electronics	Prof.Sushmitha Deb
05	PCC 21EEL55 Power Electronics Lab	Prof.Sushmitha Deb
06	21RMI56 Rsearch and Methodology	Prof.Maruthi Naik R K
07	21CIV57 Environmental Studies	Prof.Harish Kumar
08	Abhility Enhancement course 21EEP584 Renewable Energy project	Dr.Manjunatha S C


Academic Co-ordinator

Prof.Sushmitha Deb


HOD
Head of the Dept.
Electrical & Electronics Engg
S J.M.I.T. Chitradurga-677 60

(Dr.Kumaraswamy.B.G)

SJM INSTITUTE OF TECHNOLOGY, CHITRADURGA-02
DEPARTMENT OF ELECTRICAL & ELECTRONICS ENGG.

TIME TABLE

SEM:VII
ELH-3

Effect from: 11-09-2023 to 06-01-2024

Class room:

TIME/ DAYS	9.00 to 10.00 am	10.00 to 11.00 am	11.00 to 11.15 am	11.15 to 12.15 pm	12.15 to 01.15 pm	01.15 to 02.30 pm	02.30 to 03.30 pm	03.30 to 04.30 pm	04.30 to 05.30 pm
MON	S&W CRK	PSA-2 SK	T E A B R E A K	PSP ST	UEP MD	L U N C H B R E A K	← PSS Lab (SK) B1 →		
TUE	UEP MD	PSA-2 SK		IS TN	PSP ST		← HVE Lab (Dr.BGK) B2 →		
WED	PSA-2 SK	UEP MD		IS TN	S&W CRK		← PSS Lab (SK) B2 →		
THU	PSP ST	S&W CRK		IS TN	PSA-2 SK		← HVE Lab (MD) B1 →		
FRI	S&W CRK	UEP MD		PSP ST			Project work →		
SAT	Project work →					PDP/SPORTS			

Sl no	Subject name and code	Faculty name
01	18EE71 – Power system analysis -2	Prof.Sanjay Kumar K
02	18EE72- Power system protection	Prof.Sudha T
03	Professional elective -2 18EE731- Solar and wind energy	Prof.Chandrashekhar R Kambali
04	Professional elective -2 18EE742- Utilization of Electric power	Prof.Madhukumar Davanagere
05	Open Elective-B 18ME753- Industrial safety	Prof.Nagaraj T
06	18EEL76- Power system simulation Lab	Prof.Sanjay Kumar K
07	18EEL77- Relay and High voltage Lab	Dr.Kumaraswamy.B.G Prof.Madhukumar Davanagere
08	18EEP78 - Project work phase -1	Prof.Chandrashekhar R Kambali


Academic Co-ordinator

Prof.Sushmitha Deb


HOD
Head of the Dept.
Electrical & Electronics Engg
S J.M.I.T. Chitradurga-677 60

(Dr.Kumaraswamy.B.G)

S J M VIDYAPEETHA (R).
S J M INSTITUTE OF TECHNOLOGY, CHITRADURGA
DEPARTMENT OF MECHANICAL ENGINEERING
TENTATIVE TIME TABLE 2023-24

CLASS ROOM: MLH2 (22 Scheme)

SEM: III

W.E.F.: 25/11/2023

TIME/ DAY	9.00-10.00	10.00-11.00	B R E A K	11.15 – 12.15	12.15-1.15	L U N C H B R E A K	2.30 – 3.30	3.30 – 4.30	4.30 – 5.30
MON	MOM GSP	SMS Dr. JN		BTD Dr. AMR	MSE BN		----Manufacturing Process Lab----(B-1) TN		
TUE	SMS Dr. JN	MP TN		MSE BN	BTD Dr. AMR		---Mat. Science & Engg. Lab ----(B-1) BN		
WED	MP TN	BTD Dr. AMR		MSE BN	MOM GSP		Introduction to Modeling & Design for Manufacturing Lab ---- DV		
THU	SMS Dr. JN	MOM GSP		BTD Dr. AMR	MP TN		----Spread Sheet for Engineers --- (B-1) GSP		
FRI	MP TN	MOM GSP		Introduction to Modeling & Design for Manufacturing Lab DV					
SAT	NSS/Yoga Physical Education			---Social Connect & Responsibility---BN					

Sl. No	Subject Code / Subject Title	Name of the faculty
1	BME301 Mechanics of Materials (2-2-0)	Prof. Prabhuswamy G S
2	BME302 Manufacturing Process (3-0-2)	Prof. T Nagaraj
3	BME303 Material Science and Engineering (3-0-2)	Prof. B. Nagaraj
4	BME304 Basic Thermodynamics (2-2-0)	Dr. A.M. Rajesh
5	BME305 Introduction to Modelling and Design for Manufacturing (0-0-2)	Prof. D. Vishwanath
6	BME306x ESC/ETC/PLC BME306B Smart Materials & System (3-0-0)	Dr. Jagannatha N
7	BSC307 Social Connect and Responsibility (0-0-2)	Prof. B. Nagaraj
8	BME358x Ability Enhancement Course/Skill Enhancement Course – III BME358C Spreadsheet for Engineers (0-0-2)	Prof. Prabhuswamy G S
9	BNSK359 National Service Scheme (NSS) BPEK359 Physical Education (PE) (Sports and Athletics) BYOK359 Yoga	Dr. K Kumarswamy Dr. E Niranjana --

DATE: 24/11/2023


Signature of the H.O.D

S J M VIDYAPEETHA (R),
S J M INSTITUTE OF TECHNOLOGY, CHITRADURGA
DEPARTMENT OF MECHANICAL ENGINEERING
TENTATIVE TIME TABLE 2023-24

CLASS ROOM: ME-II-1(21 Scheme)

SEM: V

W.E.F: 25/11/2023

TIME/ DAY	9.00-10.00	10.00-11.00	B R E A K	11.15 -12.15	12.15-1.15	L U N C H B R E A K	2.30 -3.30	3.30 -4.30	4.30 - 5.30		
MON	TOM DV	FEM Dr. SPS			TEE KCM		MMAM GSP		---Thermo-Fluids Engineering Lab --- (B-1) KCM		
TUE	MMAM GSP	TOM DV			RM&IPR Dr. AMR		TEE KCM		--Finite Elements Analysis Lab--(B-1) Dr. SPS		
WED	TOM DV	FEM Dr. SPS			EVS BH		EVS BH		---Basics of MATLAB Lab ---(B-1) Dr. NJ		
THU	FEM Dr. SPS	TOM DV			MMAM GSP		--		---Design Lab ---(B-1) DV		
FRI	TEE KCM	RM&IPR Dr. AMR									
SAT									--PDP/Sports---		

Sl. No	Subject Code / Subject Title	Name of the faculty
1	21ME51 Theory of Machines (2-2-0)	Prof. D. Vishwanath
2	21ME52 Thermo-fluids Engineering (3-0-2)	Prof. K.C. Madhu
3	21ME53 Finite Element Analysis (2-0-2)	Dr. Shiva Kumar S P
4	21ME54 Modern Mobility and Automotive Mechanics (3-0-0)	Prof. Prabhushwamy G S
5	21ME55 Design lab (0-0-2)	Prof. D. Vishwanath
6	21RMI56 Research Methodology & Intellectual Property Rights (2-0-0)	Dr. A.M. Rajesh
7	21CIV57 Environmental Studies (2-0-0)	Prof. Harish B
8	21ME581(Ability Enhancement) Basics of MATLAB (0-0-2)	Dr. Jagannath N

Date: 24/11/2023


Head of the Department

S.J.M VIDYAPEETHA (R),
S J M INSTITUTE OF TECHNOLOGY, CHITRADURGA
DEPARTMENT OF MECHANICAL ENGINEERING
TIME TABLE 2023-24

CLASS ROOM: ICT (18th Scheme)

SEM: VII

W.E.F.: 11.09.2023

TIME/ DAY	9.00-10.00	10.00-11.00	B R E A K	11.15 –12.15	12.15-1.15	L U N C H B R E A K	2.30 –3.30	3.30 – 4.30	4.30 –5.30
MON	CADM Dr.JS	DRM MD		ADM Dr. NJ	CE Dr. SPS		-----CIM B1 Dr. JS-----		
TUE	ADM Dr. NJ	CE Dr. SPS		DRM MD	TQM BN		-----Design Lab B1 DV -----		
WED	TQM BN	CADM Dr.JS		ADM Dr. NJ	CE Dr. SPS		----Internship --- ----Library reading---		
THU	DRM MD	TQM BN		CADM Dr.JS	--		----Internet browsing ---- ----Internship ---		
FRI	TQM BN	CE Dr. SPS		CADM Dr.JS	--				
SAT	-----Project work phase - I---			----Project work phase - I---					

Sl. No.	Subject Code / Subject Title	Name of the faculty
1	18ME71-Control Engineering (3-0-0)	Dr. S.P. Shiva Kumar
2	18ME72- Computer Aided Design & Manufacturing (3-0-0)	Dr. Satish J
3	18ME734 Total Quality Management (Professional Elective –II) (3-0-0)	Prof. Nagaraj B
4	18ME741 Additive Manufacturing (Professional Elective –III) (3-0-0)	Dr. Jagannath N
5	18EE753 –Disaster Management (Open Elective – B) (3-0-0)	Prof. Madhu Davanagere
6	18MEL76 – Computer Integrated Manufacturing Lab (0-2-2)	Dr. Satish. J / B Nagaraj
7	18MEL77 – Design lab (0-2-2)	D. Vishwanath
8	18MEP78 – Project Phase -I	Prof. Nagaraja T

DATE: 09/09/2023


Signature of the H.O.D

S.J.M VIDYAPEETHA (R).
S J M INSTITUTE OF TECHNOLOGY, CHITRADURGA
DEPARTMENT OF MECHANICAL ENGINEERING
TIME TABLE OF EVEN SEMESTER 2023-24

CLASS ROOM: ICT

SEM: IV

W.E.F.:22-04-2024

TIME DAY	9.00-10.00	10.00-11.00	B R E A K	11.15 – 12.15	12.15-1.15	L U N C H B R E A K	2.30 – 3.30	3.30 – 4.30	4.30 – 5.30	
MON	MSM TN	FM KCM		ATD Dr.AMR	BIOE GF		--Mechanical Measurements and Metrology laboratory— TN			
TUE	FM KCM	ATD Dr.AMR		NTM BN	BIOE GF		---FM Laboratory – KCM			
WED	ATD Dr.AMR	NTM BN		FM KCM	MSM TN		UHM Dr.SPS	-- Physical Education / Yoga/ NSS --		
THU	NTM BN	ATD Dr.AMR		MSM TN	BIOE GF		--Introduction to Data Analytics Lab— Dr.NJ			
FRI				--Central Library --			-Machining science & Metrology lab – TN			
SAT										

BME401 – Applied Thermodynamics (2-2-0)	Dr. Rajesh A M
BME402 – Machining Science and Metrology (3-0-2)	Prof. Nagaraja T
BME403 – Fluid Mechanics (3-0-2)	Prof. Madhu K C
BME404 – Mechanical Measurements and Metrology laboratory (0-0-2)	Prof. Nagaraja T
BME405A – Non Traditional Machining (3-0-0)	Prof. Nagaraja B
BME456C - Introduction to Data Analytics (0-0-2)	Dr. Jagannatha N
BBOK407 – Biology for Engineers (3-0-0)	Prof. Devaki R
BUHK408 – Universal human values course (1-0-0)	Dr. Shivakumar S P
BNSK459 /- NSS / PE / Yoga (0-0-2)	Dr. Niranjana E / Dr. Kumarswamy K


HEAD OF THE DEPARTMENT

S.J.M VIDYAPEETHA (R).
S J M INSTITUTE OF TECHNOLOGY, CHITRADURGA
DEPARTMENT OF MECHANICAL ENGINEERING
TIME TABLE OF EVEN SEMESTER 2023-24

CLASS ROOM: MLH-1

SEM: VI

W.E.F.: 29-04-2024

TIME DAY	9.00-10.00	10.00-11.00	B R E A K	11.15 – 12.15	12.15-1.15	L U N C H B R E A K	2.30 – 3.30	3.30 – 4.30	4.30 – 5.30
MON	POM BN	MD GSP		HMT KCM	SCM Dr.SPS		--CNC Programming & 3D printing lab-- B1 BatchDr.SJ		
TUE	POM BN	RER SDB		HMT KCM	HMT KCM		--CNC Programming & 3D printing lab-- B2 BatchBN		
WED	HMT KCM	SCM Dr.SPS		MD GSP	MD GSP		---Heat transfer laboratory---- KCM		
THU	MD GSP	RER SDB		POM BN	MSD Dr.SPS		-- Physical Education / Yoga/ NSS --		
FRI	RER SDB			--- Mini Project work --			Innovation / Entrepreneurship / Societal Internship		
SAT	--- Mini Project work --								

21ME61 – Production and Operations Management (3-0-0)	Prof. Nagaraja B
21ME62 – Heat Transfer (3-0-2)	Prof. Madhu K C
21ME63 - Machine Design (2-2-0)	Prof. Prabhuswamy G S
21ME641 – Supply Chain Management & SOP (3-0-0)	Dr. Shiva Kumar S P
21EE652 – Renewable Energy Resources (3-0-0)	Prof. Sushmitha Deb
21MEL66 – CNC Programming and 3D printing Lab (0-0-2)	Dr. Satish J / Prof. Nagaraja B
21MEMEP67 – Mini Project	All
21INT68 – Innovation / Entrepreneurship / Societal Internship	
21NS83/21PE83/21YO83 - Physical Education / Yoga/ NSS	Dr. K Kumaraswamy/


HEAD OF THE DEPARTMENT

S.J.M VIDYAPEETHA (R).
S J M INSTITUTE OF TECHNOLOGY, CHITRADURGA
DEPARTMENT OF MECHANICAL ENGINEERING
TIME TABLE OF EVEN SEMESTER 2023-24

W.E.F.: 12.02.2024

CLASS ROOM: ICT Classroom

SEM: VIII

TIME DAY	9.00-10.00	10.00-11.00	11.15 - 12.15	12.15-1.15	L U N C H B R E A K	2.30 - 3.30	3.30 - 4.30	4.30 - 5.30
MON	TRIB Dr.PBB	TRIB Dr.PBB	EE Dr. AMR	-		Project Phase - II (All faculties)		
TUE	EE Dr.AMR	EE Dr.AMR	TRIB Dr. PBB	-		Project Phase - II (All faculties)		
WED	Project Phase - II (All faculties)					Project Phase - II (All faculties)		
THU	Project Phase - II (All faculties)					-----AICTE Activity Point-----		
FRI	Project Phase - II (All faculties)					-----Seminar -----		
SAT	--Central Library --							

18ME81 - Energy Engineering : Dr.A.M.Rajesh
18ME822 - Tribology : Dr.P.B.Bharath
18MEP83 - Project work phase II
18MES84 - Technical Seminar
18MEI85 - Internship / Professional Practice

Date: 07-02-2024


Head of the Department

S. J. M. Vidyapeetha (Regd.,)
S J M INSTITUTE OF TECHNOLOGY, CHITRADURGA
Department of Civil Engineering
Revised TIME TABLE (ODD SEM)

SEM: III

CLASS ROOM: CVL01

Time/Day	09.00-10.00	10.00-11.00	11.15-12.15	12.15 - 01.15	02.30 - 03.30	03.30 - 04.30	04.30 - 05.30
MONDAY	ES SGS	WS&WE MM	SOM HI	EG AV			
TUESDAY	FS NKR	ES SGS	SOM HI	EG AV			
WEDNESDAY	SOM HI	SUI JMS	WS&WE MM	FS NKR			
THURSDAY	EG AV		CAD Lab HI				
FRIDAY	WS&WE MM	FS NKR	ES SGS				
SATURDAY							

W E F: 15/11/2023

- 1) Strength of Materials (BCV301)=Hussain Imran K M
- 2) Engineering Survey (BCV302) = Shankar G S
- 3) Engineering Geology (BCV303) =Anusha V
- 4) Water Supply & Waste Water Engineering (BCV304)=Meenakshi M
- 5) Computer Aided Building Planning & Drawing (BCV305)= Hussain Imran K M
- 6) Fire Safety in Buildings (BCV306D)= Naveen Kumar K R
- 7) Social Connect & Responsibility(BCV307) = Dr.Srishailla J M
- 8) Smart Urban Infrastructure (BCV358B)= Dr.Srishailla J M
- 9) Physical Education (BPEK359)=Dr.Kumaraswamy
- 10) Survey Lab= Shankar G S
- 11) Geology Lab=Anusha V

J. m. S. S. S. S. S.
Head of the Dept
Signature of HOD
S J M I T Chitradurga

Academic Coordinator
Dept of Civil Engg

S. J. M. Vidyapeetha (Regd.,)
S J M INSTITUTE OF TECHNOLOGY, CHITRADURGA
Department of Civil Engineering
Revised TIME TABLE (ODD SEM) Updated

SEM: III

CLASS ROOM: CVL01

W E F: 20/02/2023

Time/Day	08.00-09.00	09.00-10.00	10.00-11.00	11.15-12.15	12.15 - 01.15	02.30 - 03.30	03.30 - 04.30	04.30 - 05.30
MONDAY		EM-III KGR	F&S NKR	B SOM MML For Lateral Entry Students			CABPD Laboratory	
TUESDAY	21MATDIP31 For Lateral Entry Students	GE CHH	EM-III KGR	R SOM MML Kannada			BMT Laboratory	
WEDNESDAY		F&S NKR	EM-III KGR	E SOM MML Kannada [For Lateral Entry]	LUNCH BREAK		Surveying Laboratory	
THURSDAY		EM-III KGR	SOM MML	A K ERE AV		M3 KGR For Lateral Entry Students	Additional Maths-I For Lateral Entry Students	
FRIDAY		GE CHH	ERE AV				Physical Education/NSS	
SATURDAY		Yoga	CABPD Laboratory					

- 1) Transform Calculus, Fourier series and Numerical Techniques (21MAT31) = Dr. Ganesh Kumar
- 2) Geodetic Engineering (21CV32) = CHH = C H Halaswamy
- 3) Strength of Materials (21CV33) = MML = Madhu M L
- 4) Earth Resources and Engineering (21CV34) = AV. = Anusha V
- 5) Computer Aided Building Planning and Drawing (21CVL35)=Hussain Imran K M
- 6) Social Connect & Responsibility (21UH36) =JMS=Srishailla J M
- 7) Fire and Safety (21CV385)=NKR=Naveen Kumar K R

J. M. Sushil
Signature of HOD
Head of the Dept
Dept of Civil Engg
S J M I T Chitradurga


S. J. M. Vidyapeetha (Regd.,)
S J M INSTITUTE OF TECHNOLOGY, CHITRADURGA
Department of Civil Engineering
Revised TIME TABLE (ODD SEM)


SEM: V

CLASS ROOM: CVL02

Time/Day	09.00-10.00	10.00-11.00	11.15-12.15	12.15 - 01.15	02.30 - 03.30	03.30 - 04.30	04.30 - 05.30
MONDAY	GT JMS	TE NKR	HWE SGS	HWE SGS	RM&IPR RAM	Transportation Engg Lab Batch-2	
TUESDAY	DRCSE PGS	DRCSE PGS	ES HB		TE NKR	Physical Education	
WEDNESDAY	GT JMS	HWE SGS	GT JMS	RM&IPR RAM	Transportation Engg Lab Batch-1		
THURSDAY	DRCSE PGS	DRCSE PGS	TE NKR	QC&QA BN	TE NKR	QC&QA BN	
FRIDAY	GT JMS	RM&IPR RAM	Geotechnical Engineering Lab (Batch-1)		GT JMS	Geotechnical Engineering Lab Batch-2	
SATURDAY	NSS						

- 1) Hydrology and Water Resources Engineering (21CV51)=Shankar G S
- 2) Transportation Engineering (21CV52) = Naveen Kumar K R
- 3) Design of RC Structural Elements (21CV53) =Subramanya P G
- 4) Geotechnical Engineering (21CV54)=Dr.Srishaila J M
- 5) Geotechnical Engineering Lab(21CVL55)= Hussain Imran K M
- 6) Research Methodology & Intellectual Property Rights (21CV56)= Dr.Rajesh A M
- 7) Environmental Studies(21CV57) = Harish B
- 8) Quality Control and Quality Assurance (21CV584) = B Nagaraj


Academic Coordinator
Dept of Civil Engg
S J M I T Chitradurga


Head of the Dept
Dept of Civil Engg
S J M I T Chitradurga

Department of Civil Engineering

TIME TABLE (ODD SEM)


W E F: 11-09-2023

CLASS ROOM: CVL02

SEM: VII

Time/Day	09.00-10.00	10.00-11.00	11.15-12.15	12.15 - 01.15	02.30 - 03.30	03.30 - 04.30	04.30 - 05.30
MONDAY	DRCCSS PGS	DRCCSS PGS	QS&CM JMS	UTP HI	Geotechnical Engineering Laboratory B1 Batch		
TUESDAY	GWH AV	EE MM	QS&CM JMS	UTP HI	Geotechnical Engineering Laboratory B2 Batch		
WEDNESDAY	EE MM	GWH AV	DRCCSS PGS	DRCCSS PGS	Geotechnical Engineering Laboratory B3 Batch		
THURSDAY	QS&CM JMS	GWH AV	QS&CM JMS	EE MM	Geotechnical Engineering Laboratory B4 Batch		
FRIDAY	UTP HI	Computer Aided Detailing of Structures PGS			Project work		
SATURDAY	Project work			Project work			

- 1) Quality Surveying & Contract Management (18CV71) =JMS=Dr.Srishailla J M
- 2) Design of RCC and Steel Structures (18CV72) = PGS = Subramanya P G
- 3) Ground Water Hydraulics (18CV734)=AV=Anugha V
- 4) Urban Transport Planning (18CV745)=Hussain Imran K M
- 5) Energy & Environment (18ME751)=MM=Meenakshi M
- 6) Computer Aided Detailing of Structures (18CVL76)= PGS = Subramanya P G
- 7) Geotechnical Engineering Laboratory (18CVL77)= JMS=Dr.Srishailla J M


 Signature of HOD
 Head of the Dept
 Dept of Civil Engg
 S J M I T Chitradurga

S. J. M. Vidyapeetha (Regd.)
S J M INSTITUTE OF TECHNOLOGY, CHITRADURGA
Department of Civil Engineering
TIME TABLE (EVEN SEM)

SEM: IV

CLASS ROOM: CVL01

W E F: 22/04/2024

Time/Day	09.00-10.00	10.00-11.00	11.15-12.15	12.15 - 01.15	02.30 - 03.30	03.30 - 04.30	04.30 - 05.30
MONDAY	FM JMS	CPT MM	TE NGA	AS SGS	FM JMS		FM LAB JMS
TUESDAY	AS SGS	UHV AV	CPT MM	FM JMS			PE/NSS
WEDNESDAY	AS SGS	CPT MM	FM JMS				
THURSDAY	TE NGA	AS SGS	BMT LAB MM			BIM LAB SGS	
FRIDAY	TE NGA	CPT MM	Transportation LAB NGA			Biology	
SATURDAY	Remedial class			Counselling by respective mentors	Biology		

SUBJECT CODE	SUBJECT	FACULTY
BCV401	Analysis of Structures	Shankar G S
BCV402	Fluid Mechanics and Hydraulics	Dr. Srishaila J M
BCV403	Transportation Engineering	Nikitha G A
BCV404	Building Materials Testing Lab	Meenakshi M
BCV405C	Concreting Practices and Techniques	Meenakshi M
BCVL456A	Building Information Modelling-Basics	Shankar G S
BBOK407	Biology for Engineers (Seminar hall)	Devaki R
BUH408	Universal Human Values	Anusha V
BPEK459	Physical Education	Dr. Kumaraswamy K

Academic Coordinator

Page No. 32/11/24

JMIT Chitradurga

Signature of HOD
Head of the Dep.
Dept of Civil Engg

S. J. M. Vidyapeetha
Chitradurga

S. J. M. Vidyapeetha (Regd.,)
SJM INSTITUTE OF TECHNOLOGY, CHITRADURGA
Department of Civil Engineering
TIME TABLE (EVEN SEM)

SEM: VI

CLASS ROOM: CVL01

W E F: 29/04/2024

Time/Day	09.00-10.00	10.00-11.00	11.15-12.15	12.15 - 01.15	02.30 - 03.30	03.30 - 04.30	04.30 - 05.30
MONDAY	DSS PGS	DSS PGS	CME AV		CT LAB (B 1)/ CAD LAB (B 2)		
TUESDAY	DSS PGS	DSS PGS	CT HI	AGT SGS	CT LAB (B 2)/ CAD LAB (B 1)		
WEDNESDAY	CME AV	PM JMS	AGT SGS	CT HI			
THURSDAY	PM JMS	CT HI	CME AV	AGT SGS	PM JMS	PE/NSS	
FRIDAY	AGT SGS	Counselling by respective mentors					
SATURDAY	Remedial class	EXTENSIVE SURVEY(B1, B2)					

SUBJECT CODE	SUBJECT	FACULTY
21CV61	Construction Management and Entrepreneurship	Anusha V
21CV62	Concrete Technology	Hussain Imran
21CV63	Design of Steel Structures	Subramanya P G
21CV642	Applied Geotechnical Engineering	Shankar G S
21CVL66	Computer Aided Detailing of Structure	Nikitha G A
21IME651	Project Management	Dr. Srishaila J M
21CVMP67	Extensive Survey	Subramanya P G
21INT68	Societal Internship	Nikitha G A
21PE83	Physical Education	Dr. Kumaraswamy K
21NS83	NSS	Dr. Niranjana E

Academic Coordinator
 Academic Coordinator
 Dept of Civil Engg
 SJM Chitradurga

J. M. Suresh
 Signature of HOD 29/4/24
 Head of The Dept.
 Dept of Civil Engg
 SJM Chitradurga

S. J. M. Vidyapeetha (Regd.,)
S J M INSTITUTE OF TECHNOLOGY, CHITRADURGA
Department of Civil Engineering
TIME TABLE (ODD SEM)


W E F: 12/02/2024

CLASS ROOM: CVL01

Time/Day	09.00-10.00	10.00-11.00	11.15-12.15	12.15 - 01.15	02.30 - 03.30	03.30 - 04.30	04.30 - 05.30
MONDAY	PSC PGS	PSC PGS	Seminar			Project Work	
TUESDAY	Internship		Internship			Project Work	
WEDNESDAY	PSC PGS	PSC PGS	R&R KMP	PDP		Project Work	
THURSDAY	R&R KMP	R&R KMP	Project Work			Project Work	
FRIDAY	Project Work						
SATURDAY	Technical Seminar						

- 1) Design of Pre-stressed Concrete(18CV81)=Subramanya P G
- 2) Rehabilitation & Retrofitting(18CV824)=Pruthvi Rani K M
- 3) Project Work Phase-2(18CVP83)
- 4) Technical Seminar(18CVS84)
- 5) Internship(18CVI85)


Academic Coordinator


Signature of HOD
Head of the Dept
Dept of CIVIL ENGG
S J M I T Chitradurga

SJM INSTITUTE OF TECHNOLOGY, CHITRADURGA-02
DEPARTMENT OF ELECTRICAL & ELECTRONICS ENGG.

TIME TABLE


SEM:VIII


Effect from: 12-02-2024 to 11-05-2024

Class room: ELH-3

TIME/ DAYS	9.00 to 10.00 am	10.00 to 11.00 am	11.00 to 11.15 am	11.15 to 12.15 pm	12.15 to 01.15 pm	01.15 to 02.30 pm	02.30 to 03.30 pm	03.30 to 04.30 pm	04.30 to 05.30 pm
MON	EEC ST	PSOC SK		EEC ST		L U N C H B R E A K	← Project work →		
TUE	PSOC SK	EEC ST		PSOC SK			← Project work →		
WED		← Project work →					← Project work →		
THU		← Project work →					← Project work →		
FRI		← Project work →					PDP/SPORTS		
SAT	← Project work →								

Sl no	Subject name and code	Faculty name
01	Power system Operation and control 18EE81	Prof.Sanjay Kumar K
02	Electrical Estimation and Costing 18EE822	Prof.Sudha T
03	Project work Phase – 2 18EEP83	Prof.Chandrashekhar R Kambali
04	Technical Seminar - 18EES84	Prof.Sudha T
05	Internship 18EEI85	Prof.Sushmitha Deb


Prof.Sushmitha Deb
Academic Co-ordinator


HOD
Head of the Dept.
Electrical & Electronics Engg
S J.M.I.T. Chitradurga-677 60
(Dr.Kumaraswamy.B.G)

SJM INSTITUTE OF TECHNOLOGY, CHITRADURGA-02
DEPARTMENT OF ELECTRICAL & ELECTRONICS ENGG.

TIME TABLE


SEM: IV


Effect from : 22-04-24 to 07-08-24

Class room: ELH-3

TIME/ DAYS	9.00 to 10.00 am	10.00 to 11.00 am	11.00 to 11.15 am	11.15 to 12.15 pm	12.15 to 01.15 pm	01.15 to 02.30 pm	02.30 to 03.30 pm	03.30 to 04.30 pm	04.30 to 05.30 pm
MON	UHV CRK	EM Dr.BGK	B R E A K	MC NF	TD Dr.SCM	L U N C H B R E A K	← MC Lab (ST+MD) B2 →		
TUE	MC NF	EM Dr.BGK		TD Dr.SCM	EPG ST		← MC Lab (ST+MD) B1 →		
WED	UHV CRK	TD Dr.SCM		EPG ST	EM Dr.BGK		← EM Lab (Dr.SCM+NF) B2 →		
THU	EPG ST	EM Dr.BGK		TD SCM	MC NF		NSS/YOGA/PED		
FRI		← AEH (CRK+SD) B2 →			← AEH (CRK+SD) B1 →				
SAT							BE DR		
						PDP/SPORTS			

Sl no	Subject name and code	Faculty name
01	BEE401 Electric Motors	Dr.Kumaraswamy..B.G
02	BEE402 Transmission and Distribution	Dr.Manjunatha S C
03	IPCCBEE403 Microcontrollers	Prof.Noor Fathima
04	BEEL404 Electric Motors lab	Dr.Manjunatha S C Prof.Noor Fathima
05	BEEL lab VHDL	Prof.Chandrashekhar R Kambali Prof.Sushmitha Deb
06	BEE405A Electrical Power Generation and Economics	Prof.Sudha T
07	BBOK407 Biology For Engineers	Prof.Devaki R
08	BUHK408 Universal human values course	
09	NSS/ YOGA/ PED	BNSK459/ BPEK459/ BYOK459


 (Prof.Sushmitha Deb)
 Academic Co-ordinator


 HOD of the Dept.
 Electrical & Electronics Engg
 S.J.M.I.T. Chitradurga-677 60
 (Dr.Kumaraswamy.B.G)

SJM INSTITUTE OF TECHNOLOGY, CHITRADURGA-02
DEPARTMENT OF ELECTRICAL & ELECTRONICS ENGG.

TIME TABLE


SEM: VI


Effect from:29-04-2024 TO 31-07-2024

Class room: ELH-3

TIME/ DAYS	9.00 to 10.00 am	10.00 to 11.00 am	11.00 to 11.15 am	11.15 to 12.15 pm	12.15 to 01.15 pm	01.15 to 02.30 pm	02.30 to 03.30 pm	03.30 to 04.30 pm	04.30 to 05.30 pm	
MON	S&T MD	M&E Dr.SCM	B R E A K	SDSP CRK	PSA-2 SK	L U N C H B R E A K	← PSS Lab –B1 (SK) →			
TUE	M&E Dr.SCM	SDSP CRK		S&T MD	IDBMS AGM		← PSS Lab –B2(SK) →			
WED	PSA-2 SK	IDBMS AGM		SDSP CRK	M&E Dr.SCM		← DSP Lab-B1(CRK) →			
THU	SDSP CRK	PSA-2 SK		IDBMS AGM	S&T MD		NSS/YOGA/PED			
FRI	← DSP Lab-B2(CRK) →						PDP/SPORTS			
SAT	← Mini Project →						PDP/SPORTS			

Sl no	Subject name and code	Faculty name
01	21EE61 Management and Entrepreneurship	Dr.Manjunatha S C
02	21EE62 Power System Analysis -2	Prof. Sanjay Kumar k
03	21EE63 Signals and Digital Signal processing	Prof. C.R Kambali
04	21EE641 Sensors and Tranducers	Prof. Madhukumar.D
05	21CS652 Introducttion to data base management System	Prof. Avinash.G.M
06	21EEL66 Digital Signal Processing	Prof. C.R Kambali
07	21EEMP67 Mini Project	All Staff
08	21INT68 Internship	All Staff


(Prof.Sushmitha Deb)
Academic Co-ordinator


HOD
Head of the Dept.
Electrical & Electronics Engg
S.J.M.I.T. Chitradurga-677 50
(Dr.Kumaraswamy.B.G)

SJM INSTITUTE OF TECHNOLOGY, CHITRADURGA-02
DEPARTMENT OF ELECTRICAL & ELECTRONICS ENGG.

TIME TABLE


SEM:VIII


Effect from: 12-02-2024 to 11-05-2024

Class room: ELH-3

TIME/ DAYS	9.00 to 10.00 am	10.00 to 11.00 am	11.00 to 11.15 am	11.15 to 12.15 pm	12.15 to 01.15 pm	01.15 to 02.30 pm	02.30 to 03.30 pm	03.30 to 04.30 pm	04.30 to 05.30 pm
MON	EEC ST	PSOC SK		EEC ST		L U N C H B R E A K	← Project work →		
TUE	PSOC SK	EEC ST		PSOC SK			← Project work →		
WED		← Project work →					← Project work →		
THU		← Project work →					← Project work →		
FRI		← Project work →					PDP/SPORTS		
SAT	← Project work →								

Sl no	Subject name and code	Faculty name
01	Power system Operation and control 18EE81	Prof.Sanjay Kumar K
02	Electrical Estimation and Costing 18EE822	Prof.Sudha T
03	Project work Phase – 2 18EEP83	Prof.Chandrashekhar R Kambali
04	Technical Seminar - 18EES84	Prof.Sudha T
05	Internship 18EEI85	Prof.Sushmitha Deb


Prof.Sushmitha Deb
Academic Co-ordinator


HOD
Head of the Dept.
Electrical & Electronics Engg
S J.M.I.T. Chitradurga-677 60
(Dr.Kumaraswamy.B.G)

SJM INSTITUTE OF TECHNOLOGY, CHITRADURGA-02
DEPARTMENT OF ELECTRICAL & ELECTRONICS ENGG.

TIME TABLE


SEM: IV


Effect from : 22-04-24 to 07-08-24

Class room: ELH-3

TIME/ DAYS	9.00 to 10.00 am	10.00 to 11.00 am	11.00 to 11.15 am	11.15 to 12.15 pm	12.15 to 01.15 pm	01.15 to 02.30 pm	02.30 to 03.30 pm	03.30 to 04.30 pm	04.30 to 05.30 pm
MON	UHV CRK	EM Dr.BGK	B R E A K	MC NF	TD Dr.SCM	L U N C H B R E A K	← MC Lab (ST+MD) B2 →		
TUE	MC NF	EM Dr.BGK		TD Dr.SCM	EPG ST		← MC Lab (ST+MD) B1 →		
WED	UHV CRK	TD Dr.SCM		EPG ST	EM Dr.BGK		← EM Lab (Dr.SCM+NF) B2 →		
THU	EPG ST	EM Dr.BGK		TD SCM	MC NF		NSS/YOGA/PED		
FRI		← AEH (CRK+SD) B2 →			← AEH (CRK+SD) B1 →				
SAT							BE DR		
						PDP/SPORTS			

Sl no	Subject name and code	Faculty name
01	BEE401 Electric Motors	Dr.Kumaraswamy..B.G
02	BEE402 Transmission and Distribution	Dr.Manjunatha S C
03	IPCCBEE403 Microcontrollers	Prof.Noor Fathima
04	BEEL404 Electric Motors lab	Dr.Manjunatha S C Prof.Noor Fathima
05	BEEL lab VHDL	Prof.Chandrashekhar R Kambali Prof.Sushmitha Deb
06	BEE405A Electrical Power Generation and Economics	Prof.Sudha T
07	BBOK407 Biology For Engineers	Prof.Devaki R
08	BUHK408 Universal human values course	
09	NSS/ YOGA/ PED	BNSK459/ BPEK459/ BYOK459


(Prof.Sushmitha Deb)
Academic Co-ordinator


HOD of the Dept.
Electrical & Electronics Engg
S.J.M.I.T. Chitradurga-677 60
(Dr.Kumaraswamy.B.G)

SJM INSTITUTE OF TECHNOLOGY, CHITRADURGA-02
DEPARTMENT OF ELECTRICAL & ELECTRONICS ENGG.

TIME TABLE


SEM: VI


Effect from:29-04-2024 TO 31-07-2024

Class room: ELH-3

TIME/ DAYS	9.00 to 10.00 am	10.00 to 11.00 am	11.00 to 11.15 am	11.15 to 12.15 pm	12.15 to 01.15 pm	01.15 to 02.30 pm	02.30 to 03.30 pm	03.30 to 04.30 pm	04.30 to 05.30 pm		
MON	S&T MD	M&E Dr.SCM	B R E A K	SDSP CRK	PSA-2 SK	L U N C H B R E A K	← PSS Lab –B1 (SK) →				
TUE	M&E Dr.SCM	SDSP CRK		S&T MD	IDBMS AGM		← PSS Lab –B2(SK) →				
WED	PSA-2 SK	IDBMS AGM		SDSP CRK	M&E Dr.SCM		← DSP Lab-B1(CRK) →				
THU	SDSP CRK	PSA-2 SK		IDBMS AGM	S&T MD		NSS/YOGA/PED				
FRI	← DSP Lab-B2(CRK) →										
SAT	← Mini Project →						PDP/SPORTS				

Sl no	Subject name and code	Faculty name
01	21EE61 Management and Entrepreneurship	Dr.Manjunatha S C
02	21EE62 Power System Analysis -2	Prof. Sanjay Kumar k
03	21EE63 Signals and Digital Signal processing	Prof. C.R Kambali
04	21EE641 Sensors and Tranducers	Prof. Madhukumar.D
05	21CS652 Introducttion to data base management System	Prof. Avinash.G.M
06	21EEL66 Digital Signal Processing	Prof. C.R Kambali
07	21EEMP67 Mini Project	All Staff
08	21INT68 Internship	All Staff


(Prof.Sushmitha Deb)
Academic Co-ordinator


HOD
Head of the Dept.
Electrical & Electronics Engg
S.J.M.I.T. Chitradurga-677 60
(Dr.Kumaraswamy.B.G)

Semester: 3rd 'A'
Room No: FLH-10

WEE: 15/ 11/2023

(11:00 to 11:15 - Tea Break)
(1:15 to 02:30 - Lunch Break)

Day	9:00 to 10:00	10:00 to 11:00	11:15 to 12:15	12:15 to 1:15	2:30 to 3:30	3:30 to 4:30	4:30 to 5:30
Monday	DD&CO	MATHS	DS&A	OS	← PYTHON lab - A1 → ← DS lab - A3 →		MATHS TUTORIAL
Tuesday	DS&A	OS	MATHS	DD&CO	← OS lab - A1 → ← DD&CO lab - A2 →		
Wednesday	← DS lab - A1 →	→	← DD&CO Lab - A3 → ← PYTHON lab - A2 →	← DD&CO Lab - A1 → ← OS lab - A3 →	← JAVA lab - A1 → ← PYTHON lab - A3 → ← DS lab - A2 →	← JAVA lab - A2 →	← JAVA lab - A3 → ← OS lab - A2 →
Thursday	OS	MATHS	DD&CO	JAVA			
Friday	JAVA	DS&A	← DD&CO lab - A1 → ← OS lab - A3 →	← NSS/PE/YOGA →	← NSS/PE/YOGA → ← SC&R →		
Saturday	SC&R						
SI No	Sub Code	Subject	Abbr	Faculty Name			
1	BCS301	Mathematics for Computer Science	MATHS	Prof Thanushree			
2	BCS302	Digital Design & Computer Organization	DD&CO	Prof Neelakanthappa T T			
		DD&CO Lab	DD&CO lab	Prof Neelakanthappa			
3	BCS303	Operating Systems	OS	Prof Pavithra N			
		Operating Systems Lab	OS lab	Prof Ambika S			
4	BCS304	Data Structures & Application	DS&A	Prof Kumaraswamy H			
5	BCSL305	Data Structures lab	DS Lab	Prof Vinayaka V M			
6	BCS306A	OOP With JAVA	OOP&JAVA	Prof Avinash G M			
7	BSCK307	Social Connect and Responsibility(UHV)	SC&R	Prof Avinash, Prof Monisha, Prof Navya, Prof Apoorva			
8	BCS358D	Data Visualization with Python	PYTHON Lab	Prof Pavithra N			
9	BNSK359/BPEK359/ BYOK359	National Service Scheme/Physical Education/YOGA	NSS/PE/	Prof Kumaraswamy K			
			YOGA				

Time Table Coordinator

Semester: 3rd 'B'

Room No: FLH-11

WEEF: 15/11/2023

(11:00 to 11:15 – Tea Break)
(1:15 to 02:30 - Lunch Break)

Day	9:00 to 10:00	10:00 to 11:00	11:15 to 12:15	12:15 to 1:15	2:30 to 3:30	3:30 to 4:30	4:30 to 5:30
Monday	DS&A	OS	DD&CO	MATHS	← DD&CO lab - B2 → ← OS lab - B3 → ← JAVA lab - B1 →		
Tuesday	MATHS	DD&CO	DS&A	JAVA	← JAVA lab - B3 →		
Wednesday	← DS lab - B1 → ← PYTHON lab - B2 → ← DD&CO lab - B3 →	→ DD&CO →	JAVA	OS	← OS lab - B2 → ← DD&CO lab - B1 →		
Thursday	DD&CO	DS&A	MATHS	OS	MATHS TUTORIAL		
Friday	← DS lab - B2 → ← PYTHON lab - B3 → ← OS lab - B1 →	→ DD&CO →	← JAVA lab - B2 →	← NSS/PE/YOGA →	← DS lab - B3 → ← PYTHON lab - B1 →		
Saturday	← SC&R →		← NSS/PE/YOGA →		← NSS/PE/YOGA → ← SC&R →		
Sl No	Sub Code	Subject	Abbr	Faculty Name			
1	BCS301	Mathematics for Computer Science	MATHS	Prof. Thanushree			
2	BCS302	Digital Design & Computer Organization	DD&CO	Prof. Neelakantappa T T			
3	BCS303	Operating Systems	DD&CO lab	Prof. Kavya			
4	BCS304	Operating Systems Lab	OS	Prof. Pavithra N			
5	BCSL305	Data Structures & Application	OS lab	Prof. Pavithra N			
6	BCS306A	Data Structures lab	DS&A	Prof. Kumaraswamy H			
7	BSC307	Data Structures lab	DS Lab	Prof. Kumaraswamy H			
8	BSC308	OOP With JAVA	OOP&JAVA	Prof. Avinash G M			
9	BNSK359/BPEK359/BY OK359	Social Connect and Responsibility(UHFV)	SC&R	Prof. Avinash, Prof. Monisha, Prof. Kavya, Prof. Apoorva			
		Data Visualization with Python	PYTHON Lab	Prof. Ambika S			
		National Service Scheme/Physical Education/YOGA	NSS/PE/ YOGA	Prof. Kumaraswamy K			

Time Table Coordinator

HOD

SJM Vidyapeetha ®
S.J.M. Institute of Technology, Chitradurga 577502
Department of Computer Science and Engineering
Time Table (ODD Semester) for the Academic year 2023-2024

Semester: 5th 'B'
 Room No: GLH-01

WEEF: 25/11/2023

(11:00 to 11:15 - Tea Break)
 (1:15 to 02:30 - Lunch Break)

Day	9:00 to 10:00	10:00 to 11:00	11:15 to 12:15		12:15 to 1:15	2:30 to 3:30	3:30 to 4:30	4:30 to 5:30
			← # .NET LAB - B1 → ← DBMS LAB- B3 →	AI&ML				
Monday	AT&CD	CN	AI&ML	DBMS				
Tuesday	← # .NET LAB - B1 → ← DBMS LAB- B3 →		← # .NET LAB - B2 → ← DBMS LAB- B1 →					
Wednesday	DBMS	AT&CD	AI&ML	CN		RM		
Thursday	← # .NET LAB - B3 → ← DBMS LAB- B2 →		RM	AI&ML			← NSS →	
Friday	AT&CD	DBMS	ES	CN		PDP	PE	
Saturday	← CN LAB B1 →		← CN LAB B2 →			← CN LAB B3 →		
Sub Code		Subject		Abbr		Faculty Name		
21CSS1	Automata Theory and compiler Design		AT&CD			Prof Beena sheril		
21CSS2	Computer Networks		CN			Prof Shiruthi M K		
21CSS3	Computer Network Lab		CN Lab			Prof Apoorva G O		
21CSS4	Database Management Systems		DBMS			Prof Basantha Kumari		
21CSL55	Database Management Systems		AI&ML			Prof Apoorva G O		
21RMI56	Laboratory with Mini Project		DBMS Lab			Prof Basantha Kumari		
21RMI56	Research Methodology & Intellectual Property Rights		RM&IPR			Prof Vinayaka V M		
21CIV57	Environmental Studies		ES			Dr Niranjana E		
21CS582	C# and .Net Framework		C#&.NET			Prof Vishwas C N, Prof Pushpalatha M, Prof Anusha B		


 Time Table Coordinator

HOD
 HOD

Department of Computer Science
 SIMIT Chitradurga

SJM Vidyaapeetha ®

S.J.M. Institute of Technology, Chitradurga 577502

Department of Computer Science and Engineering

Time Table (ODD Semester) for the Academic year 2023-2024

Semester: 5th 'A'
Room No: GLH-03

WEEK: 25/11/2023

(11:00 to 11:15 - Tea Break)
(1:15 to 02:30 - Lunch Break)

Day	09:00 to 10:00	10:00 to 11:00	11:15 to 12:15	12:15 to 01:15	02:30 to 03:30	03:30 to 04:30	04:30 to 05:30
Monday	RM	DBMS	AT&CD	CN			
Tuesday	← CH.NET LAB - A1 → ← DBMS LAB - A3 →		← CH.NET LAB - A2 → ← DBMS LAB - A1 →	← CH.NET LAB - A3 → ← DBMS LAB - A2 →	AI&ML		
Wednesday	AI&ML	CN	DBMS	AT&CD			
Thursday	RM	AI&ML	← CH.NET LAB - A3 → ← DBMS LAB - A2 →				
Friday	CN	ES	AT&CD	DBMS	PDP	PE	
Saturday	← CN LAB A1 →		← CN LAB A2 →		← CN LAB A3 →		
Sub Code	Subject		Abbr		Faculty Name		
21CSS1	Automata Theory and compiler Design		AT&CD		Prof Beena sheril		
21CSS2	Computer Networks		CN		Prof Shiruthi M K		
21CSS3	Computer Network Lab		CN Lab		Prof Shiruthi M K		
21CSS4	Database Management Systems		DBMS		Prof Basantha Kumari		
21CSS5	Artificial Intelligence and Machine Learning		AI&ML		Prof Apoorva G O		
21CSLS5	Database Management Systems Laboratory with Mini Project		DBMS Lab		Prof Beena Sheril		
21RMIS6	Research Methodology & Intellectual Property Rights		RM&IPR		Prof Vinayaka V M		
21CIV57	Environmental Studies		ES		Dr Niranjana E		
21CSLS82	CH and .Net Framework Lab		CH&.NET Lab		Prof Vishwas C N, Prof Pushpalatha M, Prof Anusha B		

Time Table Coordinator

SJM Vidyapeetha ®
S.J.M. Institute of Technology, Chitradurga 577: 02
Department of Computer Science and Engineering
Time Table (ODD Semester) for the Academic year 2023-2024

Semester: 7th 'A'

Room No: FL11-03

(11:00 to 11:15 – Tea Break)

(1:15 to 02:30 - Lunch Break)

WEF: 11/09/2023

Day	09:00 to 10:00	10:00 to 11:00	Tea Break	11:15 to 12:15	12:15 to 01:15	Lunch Break	02:30 to 03:30	03:30 to 04:30	04:30 to 05:30	
Monday	AI&ML	BDA		UID	Library A1					
Tuesday	DM	AIML		BDA	Library A2		Internet A1	Internet A2		
Wednesday	NM	DM		AI&ML	BDA		← AI&ML Lab-A1 →			
Thursday	UID	NM		DM	AI&ML		← AI&ML Lab-A2 →			
Friday	BDA	UID		NM						
Saturday	←Project work→			←Project work→			PDP	PE		
Sub Code	Subject		Abbr	Faculty Name						
18CS71	Artificial Intelligence Machine learning		AI&ML	Prof Muktha R Desai						
18CS72	Big Data Analytics		BDA	Prof Ramesh B E						
18CS734(EL-2)	User Interface Design		UID	Dr. Krishnareddy K R						
18CS742(EL-3)	Network Management		NM	Dr. Aravinda T V						
18EE753(OE)	Disaster management		DM	Prof Beena Sheril						
18CSL76	Artificial Intelligence Machine learning Lab		AI&ML lab	Prof. Muktha, Prof Monisha						
18CSP77	Project Work Phase-1		PWP-1	Prof Ramesh B E						
INT	Internship		INT	Prof. Vinayaka M V						

Time Table Co-ordinator

HOD
Department Of Computer Science
SJMIT Chitradurga

SJM Vidyapeetha ®
S.J.M. Institute of Technology, Chitradurga 577502
Department of Computer Science and Engineering
Time Table (ODD Semester) for the Academic year 2023-2024

Semester: 7th 'B'

Room No: GLH-02

WEF: 11/09/2023

(11:00 to 11:15 – Tea Break)

(1:15 to 02:30 - Lunch Break)

Day	09:00 to 10:00	10:00 to 11:00	Tea Break	11:15 to 12:15	12:15 to 01:15	Lunch Break	02:30 to 03:30	03:30 to 04:30	04:30 to 05:30
Monday	UID	NM		DM	AI&ML		← AI&ML Lab-B1 →		
Tuesday	BDA	UID		NM			← AI&ML Lab-B2 →		
Wednesday	AI&ML	BDA		UID	Library B1				
Thursday	DM	AI&ML		BDA	Library B2		Internet B1	Internet B2	
Friday	NM	DM		AI&ML	BDA				
Saturday	←Project work→			←Project work→			PDP	PE	
Sub Code	Subject		Abbr	Faculty Name					
18CS71	Artificial Intelligence & Machine learning		AI&ML	Prof Muktha R Desai					
18CS72	Big Data Analytics		BDA	Prof Ramesh B E					
18CS734(EL-2)	User Interface Design		UID	Dr. Krishnareddy K R					
18CS742(EL-3)	Network Management		NM	Dr. Aravinda T V					
18EE753(OE)	Disaster management		DM	Prof Beena Sheril					
18CSL76	Artificial Intelligence & Machine learning Lab		AI&ML lab	Prof. Muktha, Prof Monisha					
18CSP77	Project Work Phase-1		PWP-1	Prof Ramesh B E					
INT	Internship		INT	Prof. Vinayaka M V					


Time Table Co-ordinator


HOD
Department Of Computer Science
SJM Chitradurga



S J M INSTITUTE OF TECHNOLOGY

SIM Vidyapeetha

(Recognized by AICTE, New Delhi and Affiliated to Visvesvaraya Technological University, Belagavi)

NH-4 Bypass, P.B. No:73, CHITRADURGA -577502, Karnataka State.



Department of Computer Science & Engineering

Time Table (Even Semester) for the Academic Year 2023-2024

Sem: 8th B

Room No: FLH-11

WEEF : 12/02/2024

Tea Break : 11 to 11.15

Lunch Break : 1.15 to 2.30

DAY	9.00 TO 10.00	10.00 TO 11.00	11.15 to 12.15	12.15 to 1.15	2.30 to 3.30	3.30 to 4.30	4.30 to 5.30
MONDAY			IOT	SAN	←PROJECT WORK→	←PROJECT WORK→	
TUESDAY	SAN	IOT	SAN	IOT	←PROJECT WORK→	←LIBRARY→	
WEDNESDAY			←PROJECT WORK→	←PROJECT WORK→			
THURSDAY			←PROJECT WORK→	←PROJECT WORK→			
FRIDAY			←PROJECT WORK→	←PROJECT WORK→			
SATURDAY			←PROJECT WORK→	←PROJECT WORK→			

SUBJECT CODE	SUBJECT	ABBREVIATION	FACULTY NAME
18CS81	INTERNET OF THINGS	IOT	PROF RAVESH BE
18CS82(PE4)	STORAGE AREA NETWORKS	SAN	DR. ARAVINDATY
18CSF83	PROJECT WORK PHASE-II	PWP-II	PROF RAVESH BE
18CSS84	TECHNICAL SEMINAR	SEMINAR	PROF VINASH GM
18CS185	INTERNSHIP	INT	PROF VINAYAKA VM

TIME TABLE CO-ORDINATOR

[Signature]
15/2/24

[Signature]
HOD

HOD

Department of Computer Science
SJMIT Chitradurga



SJM INSTITUTE OF TECHNOLOGY
 (Recognized by AICTE, New Delhi and Affiliated to Visvesvaraya Technological University, Belagavi)

NH-4 Bypass, P.B. No:73, CHITRADURGA -577502, Karnataka State



Department of Computer Science & Engineering

Sem: 8th A

Time Table (Even Semester) for the Academic year 2023-2024

Room No: FLH-10

WEEF : 12/02/2024

Tea Break: 11 to 11.15

Lunch Break: 1.15 to 2.30

DAY	9.00 TO 10.00	10.00 TO 11.00	TEA BREAK		LUNCH BREAK			
			11.15 to 12.15	12.15 to 1.15	2.30 to 3.30	3.30 to 4.30	4.30 to 5.30	
MONDAY	IOT	SAN				←PROJECT WORK->	←PROJECT WORK->	
TUESDAY			SAN		IOT		←PROJECT WORK->	
WEDNESDAY	SAN	IOT					←LIBRARY->	
THURSDAY								
FRIDAY								
SATURDAY								

SUBJECT CODE	SUBJECT	ABBREVIATION	FACULTY NAME
18CS81	INTERNET OF THINGS	IOT	PROF RAMESH B E
18CS82(PE4)	STORAGE AREA NETWORKS	SAN	DR. ARAVINDA T V
18CSP83	PROJECT WORK PHASE-II	PWP-11	PROF RAMESH B E
18CSS84	TECHNICAL SEMINAR	SEMINAR	PROF AVINASH G M
18CSI85	INTERNSHIP	INT	PROF VINAYAKA V M

B.S.
15/12/24

TIME TABLE CO-ORDINATOR

S.R. Anurimaleth
HOD

HOD

Department of Computer Science
SJMIT, Chitradurga

SJM Vidyapeetha ®

S.J.M. Institute of Technology, Chitradurga 577502

Department of Computer Science and Engineering

Time Table (Even Semester) for the Academic year 2023-2024

Semester: 6th 'B'
Room No: FLH-3

WEF: 29/04/2024

(11:00 to 11:15 – Tea Break)
(1:15 to 02:30 - Lunch Break)

Day	9:00 to 10:00	10:00 to 11:00	Tea Break		11:15 to 12:15	12:15 to 1:15	Lunch Break		2:30 to 3:30	3:30 to 4:30	4:30 to 5:30
Monday	FS	CG&FIP			RER	SE&PM			Mini Project		
Tuesday	AJP	FS			CG&FIP				SE&PM TUTORIAL		
Wednesday	RER	AJP			← CG&IP Lab B1 →				← FS Lab B2-→		
Thursday	CG&FIP	RER			SE&PM				← CG&IP Lab B2 →		
Friday	← FS Lab B1 →				FS	AJP			← NSS/PEVOGA →		
Saturday											
SI No	Sub Code	Subject		Abbr	Faculty Name						
1	21CS61	Software Engineering & Project Management		SE&PM	Dr Krishnareddy K R						
		Full Stack Development		FS	Prof Ambika S						
2	21CS62	Full stack Development lab		FS Lab	Prof Ambika S						
3	21CS63	Computer Graphics & Fundamentals of Image Processing		CG&FIP	Prof Pushpalatha M						
4	21CS642	Advanced Java Programming		AJP	Prof Vishwas C N						
5	21EE652	Renewable Energy Resources		RER	Prof Madhukumar N						
6	21CSL66	Computer Graphics & Image Processing lab		CG&IP Lab	Prof Pushpalatha M						
7	21CSMP67	Mini Project		MP	Prof Pushpalatha M						
8	21INT68	Innovation/Entrepreneurship/Societal Internship		INT	Prof Neelakantappa T T						

Neelakantappa T T

Asst. HOD

Department of Computer Science
SJMIT, Chitradurga

Time Table Coordinator

BS

Checked
03/04/2024

SJM Vidyapeetha ®
S.J.M. Institute of Technology, Chitradurga 577502
Department of Computer Science and Engineering
Time Table (Even Semester) for the Academic year 2023-2024

Semester: 6th 'A'
Room No: FLH-07


WEE: 29/04/2024

(11:00 to 11:15 - Tea Break)
(1:15 to 02:30 - Lunch Break)

Day	9:00 to 10:00	10:00 to 11:00	Tea Break		11:15 to 12:15	12:15 to 1:15	Lunch Break		2:30 to 3:30	3:30 to 4:30	4:30 to 5:30
Monday	FS	SE&PM			CG&FIP	AJP			← FS Lab A2-→		
Tuesday	AJP	CG&FIP			FS	RER			← CG&FIP Lab A1 →		
Wednesday	← FS Lab A1 →				SE&PM TUTORIAL				Mini Project		
Thursday	SE&PM	RER			AJP	CG&FIP			← NSS/PE/YOGA →		
Friday	RER	FS			← CG&FIP Lab A2 →						
Saturday											
SI No	Sub Code	Subject		Abbr	Faculty Name						
1	21CS61	Software Engineering & Project Management		SE&PM	Dr Krishnareddy K R						
2	21CS62	Full Stack Development		FS	Prof Pavithra N						
3	21CS63	Full stack Development lab		FS Lab	Prof Pavithra N						
4	21CS64	Computer Graphics & Fundamentals of Image Processing		CG&FIP	Prof Shruthi M K						
5	21EE65	Advanced Java Programming		AJP	Prof Anusha B						
6	21EE66	Renewable Energy Resources		RER	Prof Sushmitha Deb						
7	21CS67	Computer Graphics & Image Processing lab		CG&FIP Lab	Prof Shruthi M K						
8	21INT68	Mini Project		MP	Prof Pushpalatha M						
		Innovation/Entrepreneurship/Societal Internship		INT	Prof Neelakantappa T T						


Time Table Coordinator

Dr. NOD
Department of Computer Science
SIMIT, Chitradurga



Day	9:00 to 10:00	10:00 to 11:00	11:15 to 12:15	12:15 to 1:15	2:30 to 3:30	3:30 to 4:30	4:30 to 5:30
Monday	DBMS	ADA	MC	DMS	← NSS/PE/YOGA →		
Tuesday	← LATEX Lab B2 →		← MC Lab B2 → ← ADA Lab B3 →	← MC Lab B3 → ← ADA Lab B1 →	← DBMS Lab B3 → ← LATEX Lab B1 →		
Wednesday	DMS	MC	ADA	DBMS	← DBMS Lab B1 → ← LATEX Lab B3 →		
Thursday	← ADA Lab B2 →		← MC Lab B3 → ← ADA Lab B1 →	MC	BIO		DMS TUTORIAL
Friday	ADA	DMS TUTORIAL	DBMS	MC	UHV	← MC Lab B1 → ← DBMS Lab B2 →	
Saturday							
SI No	Sub Code	Subject		Abbr	Faculty Name		
1	BCS401	Analysis & Design of Algorithms		ADA	Prof.Basantha Kumari		
2	BCS402	Microcontrollers		MC	Prof.Kumaraswamy H		
		Microcontrollers Lab		MC Lab	Prof.Kumaraswamy H,Prof.Anusha B		
3	BCS403	Database Management & Systems		DBMS	Prof.Neelakantappa T T		
		DBMS Lab		DBMS Lab	Prof.Neelakantappa T T		
4	BCSL404	Analysis & Design of Algorithms Lab		ADA Lab	Prof.Basantha Kumari		
5	BCS405A	Discrete Mathematical Structures		DMS	Prof.Pooja K N		
6	BCS456D	Technical Writing Using LATEX Lab		LATEX Lab	Prof.Monisha,Prof.Pavithra,Prof.Ambika		
7	BB0K407	Biology for Engineers		BIO	Prof.Devaki		
8	BUHK408	Universal Human Values Course		UHV	Prof.Basantha Kumari,Prof.Shruthi M K		
9	BNSK359/BEPEK359/BYO K359	National Service Scheme/Physical Education/YOGA		NSS/PE/ YOGA	Prof.Kumaraswamy K		

Day	9:00 to 10:00	10:00 to 11:00	11:15 to 12:15	12:15 to 1:15	2:30 to 3:30	3:30 to 4:30	4:30 to 5:30
Monday	MC	DMS	ADA	DBMS	← DBMS Lab A2 → ← LATEX Lab A1 →		DMS TUTORIAL
Tuesday	← DBMS Lab A1 → ← MC Lab A3 →		← ADA Lab A2 →		UHV		BIO
Wednesday	DBMS	ADA	DMS	MC	← NSS/PE/YOGA →		
Thursday	← MC Lab A2 → ← ADA Lab A1 →		← ADA Lab A3 →		← LATEX Lab A3 →		
Friday	MC	ADA	← MC Lab A1 → ← LATEX Lab A2 → ← DBMS Lab A3 →		DMS TUTORIAL	DBMS	
Saturday							
Sl No	Sub Code	Subject	Abbr	Faculty Name			
1	BCS401	Analysis & Design of Algorithms	ADA	Prof Beena Sheril			
2	BCS402	Microcontrollers	MC	Prof Kumaraswamy H			
		Microcontrollers Lab	MC Lab	Prof Kumaraswamy H, Prof Anusha B			
3	BCS403	Database Management & Systems	DBMS	Prof Neelakantappa T T			
		DBMS Lab	DBMS Lab	Prof Avinash G M			
4	BCSL404	Analysis & Design of Algorithms Lab	ADA Lab	Prof Beena Sheril			
		Discrete Mathematical Structures	DMS	Prof Poolia K N			
6	BCS456D	Technical Writing Using LATEX Lab	LATEX Lab	Prof Monisha, Prof Pavithra, Prof Ambika			
		Biology for Engineers	BIO	Prof Devaki			
8	BUHK408	Universal Human Values Course	UHV	Prof Neelakantappa, Prof Beena Sheril			
9	BNSK359/BPEK359/BYO K359	National Service Scheme/Physical Education/YOGA	NSS/PE/YOGA	Prof Kumaraswamy K			

Time Table Coordinator



HOD
Department of Computer Science



SJM Vidyapeetha®
S.J.M. Institute of Technology, Chitradurga 577502
Department of Computer Science and Engineering
Time Table PG (ODD Semester) for the Academic year 2023-2024

Semester: I M.Tech
 Room No: FLH-09

WEF: 12 / 02 /2024

(11:00 to 11:15 – Tea Break)
 (1:15 to 02:30 - Lunch Break)

Day	9:00 to 10:00	10:00 to 11:00	11:15 to 12:15		12:15 to 1:15		2:30 to 3:30			3:30 to 4:30		4:30 to 5:30	
Monday	FDS	ACN	← ACN Skill Development Activity →				MCS	RM&IPR	IOT&A				
Tuesday	ACN	RM&IPR	← FDS Lab →				AA	MCS	FDS				
Wednesday	FDS	ACN	AA					MCS	IOT&A	RM&IPR			
Thursday	← AA Skill Development Activity →		← IOT&A Skill Development Activity →				← IOT Lab →						
Friday													
Saturday													
Sub Code	Subject				Abbr		Faculty Name						
22SCS11	Mathematics Course Stream3				MCS		Prof Pooja K N						
22SCS12	Fundamentals of Data Sciences				FDS		Prof Vinayaka V M						
	Fundamentals of Data Sciences Lab				FDS Lab		Prof Vinayaka V M						
22SCS13	Advances in Computer Networks				ACN		Prof Pavithra N						
22S CS14	Internet of Things and Applications				IOT&A		Prof Monisha R						
22SCS15	Advanced Algorithms				AA		Prof Apoorva G O						
22RMI16	Research Methodology and IPR				RM&IPR		Prof Avinash G M						
22SCS17	Internet of Things Laboratory				IOT Lab		Prof Monisha R						
22AUD18/ 22AEC27	BOS recommended ONLINE Courses						Prof Shruthi M K						

B.S.
 8/2/24
Time Table Coordinator

Head of The Department
 Department of Computer Science & Engineering
 HOD
 SJMIT, Chitradurga-577502

SJM Vidyapeetha ®
S.J.M. Institute of Technology, Chitradurga 577502
Department of Computer Science and Engineering
Time Table PG(ODD Semester) for the Academic year 2023-2024

Semester: III M. Tech
Room No: FLH-09


WEEK: 11 / 12 / 2023

(11:00 to 11:15 – Tea Break)
(1:15 to 02:30 - Lunch Break)

Day	9:00 to 10:00	10:00 to 11:00	Tea Break	11:15 to 12:15	12:15 to 1:15	Lunch Break	2:30 to 03:30	3:30 to 04:30	4:30 to 05:30	
Monday	DL	CC		BIA	← SOCIETAL PROJECT WORK →					
Tuesday	DL	BIA		CC	← SOCIETAL PROJECT WORK →					
Wednesday	DL	BIA		CC						
Thursday	← PROJECT WORK →			← CC SKILL DEVELOPMENT ACTIVITIES →						
Friday	← SOCIETAL PROJECT WORK →			← INTERNSHIP →						
Saturday	← PROJECT WORK →			← PROJECT WORK →						

Sub Code	Subject	Abbr	Faculty Name
22SCS31	Cloud Computing	CC	Prof Neelakantappa T T
22SCS325(PE3)	Business Intelligence & its Applications	BIA	Dr. Aravinda T V
20SCS334(PE4)	Deep Learning	DL	Prof Ambika S
22SCS34	Project Work Phase-1	PW	Dr. Aravinda T V
20SCS35	Societal Project	SP	Prof. Beena Sheril
20SCSI36	Internship	INT	Prof. Beena Sheril


Time Table Coordinator


HOD
Head of The Department
Department of Computer Science & Engineering
SJMIT, Chitradurga-577502

Engg
502

Department of Electronics and Communication Engineering
S.J.M. Institute of Technology, Chitradurga

Year: 2023-24 (Odd)

Master Timetable

Third Semester


DAY	9:00 - 10:00	10:00 - 11:00	11:15-12:15	12:15-01:15	02:30-03:30	03:30-04:30	04:30-05:30
MON	CO&A (KBS)	DSD (TT)	M III (PKN)	NA (RAS)	A&DSD Lab B1 (RS) C++ Lab B2 (TT)		
	EP&C (RS)	NA (RAS)		DSD (TT)			
TUE	DSD (TT)	M III (PKN)	CO&A (KBS)	EP&C (RS)	A&DSD Lab B3 (RS) C++ Lab B4 (TT)		
	CO&A (UAR)		DSD (TT)	NA (RAS)			
WED	M III (PKN)	EP&C (RS)	DSD (TT)	NA (RAS)	A&DSD Lab B5 (RS) C++ Lab B1 (TT)		
		NA (RAS)	CO&A (UAR)	EP&C (RS)			
THU	NA (RAS)	M III (PKN)	EP&C (RS)	CO&A (KBS)	A&DSD Lab B2 (JRS) C++ Lab B3 (RAS)		
	EP&C (RS)		DSD (TT)	CO&A (UAR)			
FRI	DSD (TT)	CO&A (KBS)	NA (RAS)	EP&C (RS)	A&DSD Lab B4 (JRS) C++ Lab B5 (RAS)		
	NA (RAS)	EP&C (RS)	CO&A (UAR)	DSD (TT)			
SAT	EP&C -IPCC Lab (NGR) / DSD-IPCC Lab (KBS)				SC&R (SMK+RAS)	NSS/PE/Yoga	Counselling by Respective Mentors
	DSD-IPCC Lab (UAR) / EP&C-IPCC Lab (RAS)						

Fifth Semester

DAY	9:00 - 10:00	10:00 - 11:00	11:15-12:15	12:15-01:15	02:30-03:30	03:30-04:30	04:30-05:30
MON	RM&I (SNS)	CO&ARM (JRS)	CCN (FBA)	EW (CS)	Comm II Lab B1 (LTB) IOT Lab B2 (CS)		
	CCN (FBA)	EW (CS)	RM&I (SVR)	CO&ARM (JRS)			
TUE	CO&ARM (JRS)	CCN (FBA)	EW (CS)	DC (LTB)	Comm II Lab B3 (LTB) IOT Lab B4 (CS)		
	EW (CS)	DC (LTB)	CO&ARM (JRS)	CCN (FBA)			
WED	CCN (FBA)	EW (CS)	DC (LTB)	CO&ARM (JRS)	Comm II Lab B5 (LTB) IOT Lab B1 (CS)		
	DC (LTB)	CO&ARM (JRS)	CCN (FBA)	EW (CS)			
THU	EW (CS)	DC (LTB)	CO&ARM (JRS)	CCN (FBA)	Comm II Lab B2 (NGR) IOT Lab B3 (PVH)		
	CO&ARM (JRS)	CCN (FBA)	EW (CS)	DC (LTB)			
FRI	DC (LTB)	RM&I (SNS)	ES	Counselling by Respective Mentors	Comm II Lab B4 (NGR) IOT Lab B5 (PVH)		
	ES	RM&I (SVR)	DC (LTB)				
SAT	CO & R Lab (FBA)				LIBRARY HOUR		
	CO & R Lab (SMK)						

Seventh Semester

DAY	9:00 - 10:00	10:00 - 11:00	11:15-12:15	12:15-01:15	02:30-03:30	03:30-04:30	04:30-05:30
MON	SC (SMK)	VD (SVR)	MC (SMK)	CN (SNS)	VLSI Lab B1 CN Lab B2		
TUE	MC (SMK)	VD (SVR)	SC (SMK)	DM (UAR)	VLSI Lab B2 CN Lab B1		
WED	VD (SVR)	SC (SMK)	CN (SNS)	MC (SMK)	PROJECT WORK		
THU	CN (SNS)	MC (SMK)	VD (SVR)	DM (UAR)	PROJECT WORK		
FRI	DM (UAR)	SC (SMK)	CN (SNS)		PROJECT WORK		
SAT	PROJECT WORK						


 H.O.D.
 Head of the Dept.
 Electronics & Commn. Engg.
 S.J.M.I.T.,
 CHITRADURGA - 577502.

Department of Electronics and Communication Engineering
S.J.M. Institute of Technology, Chitradurga

Year: 2023-24 (Even)

Master Timetable

Fourth Semester

DAY	9:00 - 10:00	10:00 - 11:00	11:15-12:15	12:15-01:15	02:30-03:30	03:30-04:30	04:30-05:30
MON	EEM (CS)	CS (SVR)	POCS (TT)	OS (JRS)	Communication Lab - A1 (RS+TT) Data Structure using C Lab A2 (TBL+CS)		BFE
	POCS (TT)	OS (JRS)	EEM (CS)	CS (SVR)			
TUE	CS (SVR)	POCS (TT)	OS (JRS)	EEM (CS)	Communication Lab - B1 (RS+TT) Data Structure using C Lab B2 (TBL+CS)		
	OS (JRS)	EEM (CS)	POCS (TT)	CS (SVR)			
WED	OS (JRS)	POCS (TT)	EEM (CS)	PE	Communication Lab - B3 (RS+TT) Data Structure using C Lab A1 (TBL+CS)		BFE
	EEM (CS)	CS (SVR)	OS (JRS)				
THU	CS (SVR)	UHV (NGR)			Communication Lab - A2 (RS+TT) Data Structure using C Lab B1 (TBL+CS)		
	UHV (RAS)	POCS (TT)					
FRI	POCS (IPCC Lab) (JRS + TT) CS (IPCC Lab) (SVR + NGR)				Communication Lab - B2 (RS+TT) Data Structure using C Lab B3 (TBL+CS)		
SAT			NSS (PVH)				

Sixth Semester

DAY	9:00 - 10:00	10:00 - 11:00	11:15-12:15	12:15-01:15	02:30-03:30	03:30-04:30	04:30-05:30
MON	M&E (SGS)	M&A (RS)	VLSI (FBA)	CRYPTO (LTB)	VLSI Lab- A1 (FBA + NGR) Mini Project A2 (RAS)		
	OHS (KBS)	CRYPTO (LTB)	M&E (RS)	M&A (RAS)			
TUE	OHS (SMK)	M&A (RS)	M&E (SGS)	VLSI (FBA)	VLSI Lab- B1 (FBA + NGR) Mini Project B2 (RAS)		
	CRYPTO (LTB)	VLSI (FBA)	OHS (KBS)	M&E (RS)			
WED	CRYPTO (LTB)	OHS (SMK)	M&E (SGS)	M&A (RS)	VLSI Lab- B3 (FBA + NGR) Mini Project A1 (RAS)		
	M&A (RAS)	VLSI (FBA)	CRYPTO (LTB)	OHS (KBS)			
THU	VLSI (FBA)	CRYPTO (LTB)	OHS (SMK)		VLSI Lab- A2 (FBA + NGR) Mini Project B1 (RAS)		
	M&E (RS)	M&A (RAS)	VLSI (FBA)				
FRI	M&A-IPCC (RAS + SMK)			PE	VLSI Lab- B2 (FBA + NGR) Mini Project B3 (RAS)		
SAT		NSS (SMK)					

Eighth Semester

DAY	9:00 - 10:00	10:00 - 11:00	11:15-12:15	12:15-01:15	02:30-03:30	03:30-04:30	04:30-05:30
MON	WC&C (GSS)	NS (SMK)	PROJECT WORK		PROJECT WORK PDP		
TUE	NS (SMK)	WC&C (GSS)	PROJECT WORK		PROJECT WORK PDP		
WED	WC&C (GSS)	NS (SMK)	PROJECT WORK		PROJECT WORK PDP		
THU	NS (SMK)	WC&C (GSS)	PROJECT WORK		PROJECT WORK PDP		
FRI	PROJECT WORK PDP				PROJECT WORK PDP		
SAT	PROJECT WORK PDP				PROJECT WORK PDP		


H.O.D

Head of the Dept,
Electronics & Commn. Engg.
S.J.M.I.T.,
CHITRADURGA - 577502



SJM Vidyapeetha ®
SJM INSTITUTE OF TECHNOLOGY
(Recognized by AICTE, New Delhi and Affiliated to Visvesvaraya Technological University,
Belagavi)
NH-4 Bypass, P.B. No:73, Chitradurga – 577502, Karnataka State
NAAC Accredited with B++ Grade



Vision and Mission of the Institution

VISION

“Train and develop technically excellent and the globally proven human resources on the lines of quality, excellence and inclusiveness”

MISSION

“Provide world class infrastructure to enable the young prospective and practicing engineers to place themselves on gainful jobs in industry or confidently engage in self employment”



SJM Vidyapeetha[®]
SJM INSTITUTE OF TECHNOLOGY
(Recognized by AICTE, New Delhi and Affiliated to Visvesvaraya Technological University,
Belagavi)
NH-4 Bypass, P.B. No:73, Chitradurga – 577502, Karnataka State
NAAC Accredited with B++ Grade




Department of Electronics and Communication Engineering

VISION

To be, and be recognized as, an excellent Department in Electronics and Communication Engineering that provides a great learning experience and to be a part of an outstanding community with admirable environment.

MISSION

- M1.** To provide a student centered learning environment which emphasizes close faculty-student interaction and co-operative education.
- M2.** To prepare graduates who excel in the engineering profession, qualified to pursue advanced degrees, and possess the technical knowledge, critical thinking skills, creativity, and ethical values.
- M3.** To train the graduates for attaining leadership in developing and applying technology for the betterment of society and sustaining the world environment.



Department of Electronics and Communication Engineering

PROGRAM OUTCOMES (POs)

Engineering Graduates will be able to:

PO1. Engineering knowledge: Apply the knowledge of mathematics, science, engineering fundamentals, and an engineering specialization to the solution of complex engineering problems.

PO2. Problem analysis: Identify, formulate, review research literature, and analyze complex engineering problems reaching substantiated conclusions using first principles of mathematics, natural sciences, and engineering sciences.

PO3. Design/development of solutions: Design solutions for complex engineering problems and design system components or processes that meet the specified needs with appropriate consideration for the public health and safety, and the cultural, societal, and environmental considerations.

PO4. Conduct investigations of complex problems: Use research-based knowledge and research methods including design of experiments, analysis and interpretation of data, and synthesis of the information to provide valid conclusions.

PO5. Modern tool usage: Create, select, and apply appropriate techniques, resources, and modern engineering and IT tools including prediction and modeling to complex engineering activities with an understanding of the limitations.

PO6. The engineer and society: Apply reasoning informed by the contextual knowledge to assess societal, health, safety, legal and cultural issues and the consequent responsibilities relevant to the professional engineering practice.

PO7. Environment and sustainability: Understand the impact of the professional engineering solutions in societal and environmental contexts, and demonstrate the knowledge of, and need for sustainable development.

PO 8. Ethics: Apply ethical principles and commit to professional ethics and responsibilities and norms of the engineering practice.

PO9. Individual and team work: Function effectively as an individual, and as a member or leader in diverse teams, and in multidisciplinary settings.

PO10. Communication: Communicate effectively on complex engineering activities with the engineering community and with society at large, such as, being able to comprehend and write effective reports and design documentation, make effective presentations, and give and receive clear instructions.

PO 11. Project management and finance: Demonstrate knowledge and understanding of the engineering and management principles and apply these to one's own work, as a member and leader in a team, to manage projects and in multidisciplinary environments.

PO12. Life-long learning: Recognize the need for, and have the preparation and ability to engage in independent and life-long learning in the broadest context of technological change.



SJM Vidyapeetha®
SJM INSTITUTE OF TECHNOLOGY
(Recognized by AICTE, New Delhi and Affiliated to Visvesvaraya Technological University,
Belagavi)
NH-4 Bypass, P.B. No:73, Chitradurga – 577502, Karnataka State
NAAC Accredited with B++ Grade



PROGRAM SPECIFIC OUTCOMES (PSOs)

PSO1. To analyse, design and develop solutions for the real time problems and to apply the technical knowledge for developing quality products for Electronics and Communication based industry.

PSO2. To adapt to emerging information and communication technologies and to develop innovative ideas and solutions in RF & communication, networking, embedded system and VLSI.

PSO3. An ability to make use of acquired technical knowledge to get employed in the field of Electronics and Communication and also to become successful Entrepreneur.



ವಿಶ್ವೇಶ್ವರಯ್ಯ ತಾಂತ್ರಿಕ ವಿಶ್ವವಿದ್ಯಾಲಯ

ವಿಶ್ವವಿದ್ಯಾಲಯ, ವಿಶ್ವೇಶ್ವರಯ್ಯ ತಾಂತ್ರಿಕ ವಿಶ್ವವಿದ್ಯಾಲಯ, ವಿಶ್ವೇಶ್ವರಯ್ಯ ತಾಂತ್ರಿಕ ವಿಶ್ವವಿದ್ಯಾಲಯ

VISVESVARAYA TECHNOLOGICAL UNIVERSITY

(State University of Government of Karnataka Established as per the VTU Act, 1990
"Jnanasagarana" Belagavi-590018, Karnataka, India

Prof. Dr. B. E. Rangaswamy, P.E.
REGISTRAR

Phone: (0831) 2498100
Fax : (0831) 2405467

REF: VTU/BGM/ACA/2023-24/ 2668

DATE:
25 AUG 2023

NOTIFICATION

- Subject:** Tentative Academic Calendar of 1st semesters of B.E./B.Tech./B.Arch./B.Plan., and VII semester of B.E./B.Tech., programs of University regarding...
- Reference:** Dean faculty of Engineering, VTU Belagavi approval dated 24.08.2023
Hon'ble Vice-Chancellor's approval dated: 24.08.2023

The tentative academic calendar concerned to 1st semesters of B.E./B.Tech./B.Arch./B.Plan., and VII semester of B.E./B.Tech., programs of University for academic year 2023-24 are hereby notified as mentioned below;

	I semester B.E./B.Tech (2022 scheme)	I semester B.Plan/B.Arch (2022 scheme)	VII semester B.E./B.Tech (2018 scheme)
Commencement of the Semester	04.09.2023	04.09.2023	14.08.2023
# Internship/Students Induction Program	04.09.2023 To 14.09.2023	04.09.2023 To 14.09.2023	14.08.2023 To 09.09.2023
Commencement of Classes	15.09.2023	15.09.2023	11.09.2023
Last Working day of the Semester	06.01.2024	06.01.2024	06.01.2024
Practical Examination	08.01.2024 To 19.01.2024	08.01.2024 To 19.01.2024	08.01.2024 To 19.01.2024
Theory Examinations	22.01.2024 To 17.02.2024	22.01.2024 To 17.02.2024	22.01.2024 To 09.02.2024
Commencement of NEXT Semester	19.02.2024	19.02.2024	13.02.2024

Internship for VI semester completed students and Students Induction Program for 1st semester Students

Please Note:

- The academic sessions for ODD semesters should commence on the date mentioned above.



SJM Vidyapeetha 09
SJM INSTITUTE OF TECHNOLOGY

(Affiliated to VTU, Belagavi, approved by AICTE, New Delhi and Accredited by the NAAC with "B" Grade)
Post box No. 73, NH-4, Bypass, Chitradurga - 577502, Karnataka



ACADEMIC CALENDAR

I & VII SEMESTER B.E. 2023-24 (SEPT 2023 - FEB 2024)

Commencement of Classes I: 15/09/2023

Last working day: 06/01/2024

Commencement of Classes VII: 11/09/2023

Last working day: 06/01/2024

MONTH	MON	TUE	WED	THU	FRI	SAT	SUN	Working Days	EVENTS I Sem	EVENTS VII Sem	HOLIDAYS
	11	12	13	14	15	16	17	05	04-09-2023 to 14-09-2023 Induction Program	14-08-2023 to 09-09-2023 Internship	
SEPTEMBER 2023	18	19	20	21	22	23	24	05	15 th Commencement of classes	11 th Commencement of classes	18 th - Ganesh Festival 28 th - Id Milad
	25	26	27	28	29	30		05			
OCTOBER 2023							1		1 st Internal Assessment 18 th , 19 th & 20 th 31 st - Parents meet-1	1 st Internal Assessment 18 th , 19 th & 20 th 30 th - Parents meet-1	2 nd - Ganesh Jayanthi 14 th - Mahalaya Amavasya 23 rd - Ayudha Pooja 24 th - Vijaya Dashami 28 th - Valmiki Jayanthi
	2	3	4	5	6	7	8	04			
	9	10	11	12	13	14	15	05			
	16	17	18	19	20	21	22	05			
	23	24	25	26	27	28	29	03			
	30	31						02			
NOVEMBER 2023			1	2	3	4	5	02	2 nd Internal Assessment 23 rd , 24 th & 25 th 28 th - Parents meet-2	2 nd Internal Assessment 20 th , 21 st & 22 nd 27 th - Parents meet-2	1 st - Karnataka Rajyotsava 14 th - Ekadashami 30 - Karnataka Jayanthi
	6	7	8	9	10	11	12	06			
	13	14	15	16	17	18	19	04			
	20	21	22	23	24	25	26	06			
	27	28	29	30				03			
DECEMBER 2023				1	2	3	4	01	3 rd Internal Assessment 26 th , 27 th & 28 th Lab IA: 21 st to 23 th	3 rd Internal Assessment 28 th , 29 th & 30 th Lab IA: 21 st to 23 th	25 th - Christmas
	4	5	6	7	8	9	10	06			
	11	12	13	14	15	16	17	05			
	18	19	20	21	22	23	24	06			
	25	26	27	28	29	30	31	05			
JANUARY 2024	1	2	3	4	5	6		05	03 rd - Parents meet-3	02 nd - Parents meet-3	15 th - Makara sankranti 26 th - Republic Day

Total No. of Working days for I Sem: 79

Total No. of Working days for VII Sem: 83

Internship for VII Sem

14-08-2023 to 09-09-2023

VTU ODD Semester Exams

VTU ODD Semester Exams				Commencement of Next Sem
Practical Exams for I Sem	08-01-2024 To 19-01-2024	Theory Exams	22-01-2024 To 17-02-2024	19-02-2024
Practical Exams for VII Sem	08-01-2024 To 19-01-2024	Theory Exams	22-01-2024 To 09-02-2024	13-02-2024
	Holidays		Parents Meeting	
	Internal Assessment Tests			

Dean Academics
(Dr. Rajesh A M)

IQAC Coordinator
(Dr. Jagannatha N)

Principal
(Dr. Bharath P B)

Coordinator
Internal Quality Assurance Cell (IQAC)
SJMIT Chitradurga

PRINCIPAL
S.J.M.I.T, CHITRADURGA



SJM Vidyaapeetha®

S J M INSTITUTE OF TECHNOLOGY(Recognized by AICTE, New Delhi and Affiliated to Visvesvaraya Technological University, Belagavi)
NH-4 Bypass, P.B.No:73, CHITRADURGA -577502, Karnataka State NAAC Accredited with B++**I SEMESTER TIME TABLE 2023-24**

'A' Section (P-Group CSE)

Class Room : FLH -1

W.E.F : 20-09-2023

Tea Break : 11.00 -11.15am

Lunch : 1.15- 2.30pm

DAY/TIME	9-10	10-11	11.15-12.15	12.15-1.15	L U N C H B R E A K	2.30-3.30	3.30-4.30	4.30-5.30
MON	PHY	MAT	POP-L			PHYL-A1		
TUE	ENG	PHY	MAT	ELN		MATH-LAB		
WED	POP	MAT	ELN	PHY		Renewable Energy Sources	IC	SFH
THU	Renewable Energy Sources	POP	PHYL-A3					
FRI	MAT	Renewable Energy Sources	POP	ELN		PHYL-A2		
SAT								

SUBJECT CODE	SUBJECT	INITIALS	FACULTY
BMATS101	Mathematics for CSE Stream-I		Dr. Lokesh H J
BPHYS102	Physics for CSE Stream		Prof. Shashidhar A P
BPOPS103	Principles of Programming Using C		Prof. Poral Nagaraj
BESCK104C	Introduction to Electronics Engineering		Prof. Nandini G R
BETCK105E	Renewable Energy Sources		Dr. Sathish J
BENGK106	Communicative English		Prof. Shiva Kumar H K
BICOK107	Indian Constitution		Dr. Kumaraswamy
BSFHK158	Scientific Foundations of Health		Prof. Anusha V

Note: Please send the allotted list of faculty members for the respective subjects from your departments
Copy to all HODs, Academic Dean, I Year coordinator.


PRINCIPAL



SJM Vidyaapeetha®
S J M INSTITUTE OF TECHNOLOGY
 (Recognized by AICTE, New Delhi and Affiliated to Visvesvaraya Technological University, Belagavi)
 NH-4 Bypass, P.B.No:73, CHITRADURGA -577502, Karnataka State NAAC Accredited with B++
I SEMESTER TIME TABLE 2023-24



'B' Section (P-Group CSE)
 Class Room : FLH -2

W.E.F : 20-09-2023

Tea Break : 11.00 -11.15am
 Lunch : 1.15- 2.30pm

DAY/TIME	9-10	10-11	11.15-12.15	12.15-1.15	L U N C H B R E A K	2.30-3.30	3.30-4.30	4.30-5.30
MON	ENG	PHY	Renewable Energy Sources	MAT		MATH-LAB		
TUE	PHY	POP	MAT	Renewable Energy Sources		PHYL-B1		
WED	POP-L		POP	ELN		PHYL-B2		
THU	ELN	MAT	POP	SFH		PHYL-B3		
FRI	Renewable Energy Sources	ELN	MAT	PHY		IC		
SAT								

SUBJECT CODE	SUBJECT	INITIALS	FACULTY
BMATS101	Mathematics for CSE Stream-I		Prof. Pooja K N
BPHYS102	Physics for CSE Stream		Dr. Devika B G
BPOPS103	Principles of Programming Using C		Prof. Poral Nagaraj
BESCK104C	Introduction to Electronics Engineering		Prof. Nandini G R
BETCK105E	Renewable Energy Sources		Prof. Vishwanath D
BENGK106	Communicative English		Prof. Shiva Kumar H K
BICOK107	Indian Constitution		Dr. Kumaraswamy
BSFHK158	Scientific Foundations of Health		Prof. Meenakshi J

Note: Please send the allotted list of faculty members for the respective subjects from your departments
 Copy to all HODs, Academic Dean, I Year coordinator.

PRINCIPAL



SJM Vidyaapeetha®
S J M INSTITUTE OF TECHNOLOGY
(Recognized by AICTE, New Delhi and Affiliated to Visvesvaraya Technological University, Belagavi)
NH-4 Bypass, P.B.No:73, CHITRADURGA -577502, Karnataka State NAAC Accredited with B++
I SEMESTER TIME TABLE 2023-24



'C' Section (C-Group EC)
Class Room : FLH -4

W.E.F : 20-09-2023

Tea Break : 11.00 -11.15am
Lunch : 1.15- 2.30pm

DAY/TIME	9-10	10-11	11.15-12.15	12.15-1.15	L U N C H B R E A K	2.30-3.30	3.30-4.30	4.30-5.30
MON	CHE	MAT	CP	Waste Management		CHEL-C1		
TUE	MAT	ENG	Waste Management	CP		CHEL-C2		
WED	Waste Management	CP	CHE	IC		CHEL-C3		
THU	CED		IDT	MAT		MATH-LAB		
FRI	CP-L		MAT	CHE		CED		
SAT								

SUBJECT CODE	SUBJECT	INITIALS	FACULTY
BMATE101	Mathematics for EEE Stream -I		Prof. Ramya V
BCHE102	Chemistry for EEE Stream		Prof. Harish B
BCEDK103	Computer Aided Engineering Drawing		Dr. Jagannath N
BESCK104E	Introduction to C-Programming		Prof. Monisha R
BETCK105F	Waste Management		Prof. Naveen
BENGK106	Communicative English		Prof. Shiva Kumar H K
BICOK107	Indian Constitution		Dr. Kumaraswamy
BIDTK158	Innovation and Design thinking		Dr. Bharath P B

Note: Please send the allotted list of faculty members for the respective subjects from your departments
Copy to all HODs, Academic Dean, I Year coordinator.


PRINCIPAL

Class: I SEM 'A' SECTION
 Subject: _____
 Year: 2023-2024

S.J.M. VIDYAPEETHA (R.)
S.J.M.I.T.
 Class Attendance

CHITRADURGA
CHITRADURGA
 Register (Subject-wise)

Subject: _____
 Monthly Abstract of Attendance
 Year: 20____-20____

Serial No	Roll No.	Name	Date												Month												Total	Remarks								
			01	02	03	04	05	06	07	08	09	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24			25	26	27	28	29	30	31	
01	43M23CS001	ABHINAV N	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	37		
			29	30	31	32	33	34	35	36	37	38	39	40																						40
02	43M23CS002	AAHISHAK L	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	39		
			29	30	31	32	33	34	35	36	37	38	39	40	1																					40
03	43M23CS003	ALISHA ABDUL SHUPE	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	50		
			29	30	31	32	33	34	35	36	37	38	39	40																						
04	43M23CS005	AKARSHA SAJJAN A	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	44		
			29	30	31	32	33	34	35	36	37	38	39	40																						
05	43M23CS004	AKASH M	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	42		
			29	30	31	32	33	34	35	36	37	38	39	40																						
06	43M23CS006	AMITH PATIL	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32		
			29	30	31	32	33	34	35	36	37	38	39	40																						
07	43M23CS007	AMITH V	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	50		
			29	30	31	32	33	34	35	36	37	38	39	40																						
08	43M23CS008	AMRUTHA CM	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	50		
			29	30	31	32	33	34	35	36	37	38	39	40																						
09	43M23CS009	ANKITHA T	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	49		
			29	30	31	32	33	34	35	36	37	38	39	40																						
10	43M23CS010	ANUSHA RH	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	50		
			29	30	31	32	33	34	35	36	37	38	39	40																						
11	43M23CS011	ANUSHREE PM	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	48		
			29	30	31	32	33	34	35	36	37	38	39	40																						
12	43M23CS012	ARPIHA R	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	44		
			29	30	31	32	33	34	35	36	37	38	39	40																						
13	43M23CS014	BHAVANA SHREE S	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	42		
			29	30	31	32	33	34	35	36	37	38	39	40																						

Class
 Subject
 Year : 20 -20

S.J.M. VIDYAPEETHA (R.)

S.J.M.I.T.

Class Attendance

CHITRADURGA

CHITRADURGA

Register (Subject-wise)

Subject

Monthly Abstract of Attendance

Year : 20 -20

Serial No	Roll No.	Name	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	Total		Percentage of Attendance	Remarks									
			1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23			24	25	26	27	28	No. of Days Present	No. of Days Absent		
14		CHAITRA B 4JM23CS015	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	27	25	24	25	50	
		CHITRA JAGADEESH BADEGANDRA	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	27	25	24	25	50	
15		CHITRA JURESH ARIKATTE	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	27	25	24	25	50	
16		CHANDANA P R 4JM23CS018	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	27	25	24	25	50	
17		CHANDANA V 4JM23CS019	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	27	25	24	25	50	
18		CHIDANANDA G 4JM23CS020	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	27	25	24	25	50	
19		CHINMAYEE U 4JM23CS021	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	27	25	24	25	50	
20		CHINMAYI MK 4JM23CS022	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	27	25	24	25	50	
21		DARSHAN BS 4JM23CS023	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	27	25	24	25	50	
22		DARSHAN GP 4JM23CS024	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	27	25	24	25	50	
23		DARSHITA GP 4JM23CS025	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	27	25	24	25	50	
24		DHANUSH H 4JM23CS026	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	27	25	24	25	50	
25		DILIP MP 4JM23CS027	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	27	25	24	25	50	

Class
 Subject
 Year : 20 -20

S.J.M. VIDYAPEETHA (R.)
S.J.M.I.T.
 Class Attendance

CHITRADURGA
CHITRADURGA
 Register (Subject-wise)

Subject
 Monthly Abstract of Attendance
 Year : 20 -20

Serial No	Roll No.	Name	1	2	3	4	5	6	7	8	9	10	11	12
27		DIVYA U 43M23C9028	1	2	3	4	5	6	7	8	9	10	11	12
28		G R BANARI 43M23C9029	1	2	3	4	5	6	7	8	9	10	11	12
29		GANESH C Y S 43M23C9030	1	2	3	4	5	6	7	8	9	10	11	12
30		GANESH M M 43M23C9031	1	2	3	4	5	6	7	8	9	10	11	12
31		G. HARSHIYA FATHIMA A 43M23C9032	1	2	3	4	5	6	7	8	9	10	11	12
32		ARISH KUNAR M 43M23C9033	1	2	3	4	5	6	7	8	9	10	11	12
33		HIRISH PARABOND KAMATAHI 43M23C9034	1	2	3	4	5	6	7	8	9	10	11	12
34		BULAM MUSALIN 43M23C9035	1	2	3	4	5	6	7	8	9	10	11	12
35		HRUGHIK S 43M23C9038	1	2	3	4	5	6	7	8	9	10	11	12
36		JAYANTH S P 43M23C9040	1	2	3	4	5	6	7	8	9	10	11	12
37		JEEVAN R 43M23C9041	1	2	3	4	5	6	7	8	9	10	11	12
38		K S KISHAN 43M23C9042	1	2	3	4	5	6	7	8	9	10	11	12
39		KARTHIK E HOJALGET 43M23C9043	1	2	3	4	5	6	7	8	9	10	11	12

13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	Total Absence	Total Present	Total Percentage	Remarks	
13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	100	19	10	15	44
13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	100	13	10	14	37
13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	93	18	10	14	48
13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	100	20	10	14	44
13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	100	19	10	14	43
13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	93	19	10	15	44
13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	93	21	10	15	46
13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	100	13	07	07	35
13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	93	11	10	15	36
13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	93	21	10	15	46
13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	93	18	19	16	44
13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	93	19	10	15	47
13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	100	15	10	14	39

2

Class.....
Subject.....
Year : 20 -20

S.J.M. VIDYAPEETHA (R.)
S.J.M.I.T.
Class Attendance

CHITRADURGA
CHITRADURGA
Register (Subject-wise)

Subject.....
Monthly Abstract of Attendance
Year : 20 -20

Serial No	Roll No.	Name	1	2	3	4	5	6	7	8	9	10	11	12
40		KARTHIK T 4JN23C8044	1	2	3	4	5	6	7	8	9	10	11	12
41		KAVANA K 4JN23C8045	1	2	3	4	5	6	7	8	9	10	11	12
42		KIRAN JADADARI 4JN23C8046	1	2	3	4	5	6	7	8	9	10	11	12
43		KUSUMA M 4JN23C8047	1	2	3	4	5	6	7	8	9	10	11	12
44		LAKSHMANA N 4JN23C8048	1	2	3	4	5	6	7	8	9	10	11	12
45		MADHURA B M 4JN23C8049	1	2	3	4	5	6	7	8	9	10	11	12
46		MANUSHREE M 4JN23C8050	1	2	3	4	5	6	7	8	9	10	11	12
47		MEGHA MANJAPPA MABALI 4JN23C8051	1	2	3	4	5	6	7	8	9	10	11	12
48		MEGHANA A B 4JN23C8052	1	2	3	4	5	6	7	8	9	10	11	12
49		MEGHANA B S 4JN23C8053	1	2	3	4	5	6	7	8	9	10	11	12
50		MINAL R S GONDH 4JN23C8054	1	2	3	4	5	6	7	8	9	10	11	12
51		MOHAMAD MUTHANAKA 4JN23C8055	1	2	3	4	5	6	7	8	9	10	11	12
52		MOHAMED GHOUSE 4JN23C8056	1	2	3	4	5	6	7	8	9	10	11	12

13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	Total % during the year	Total % during the year	Total % during the year	Percentage Attendance	Remarks
13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	22	12	06	42	
13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	25	24	25	50	
13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	25	10	15		
13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	25	10	14		
13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	25	23	25	50	
13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	25	10	15		
13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	25	24	19	46	
13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	19	17	02	42	
13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	06	04	16	36	
13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	25	22	33	49	
13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	25	24	25	50	
13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	12	13	13	41	
13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	25	25	25	50	
13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	25	10	15		
13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	18	05	09	39	
13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	14	15	15		

2

Class.....
 Subject.....
 Year : 20 -20

S.J.M. VIDYAPEETHA (R.)
S.J.M.I.T.
 Class Attendance

CHITRADURGA
CHITRADURGA
 Register (Subject-wise)

Subject.....
 Monthly Abstract of Attendance
 Year : 20 -20

Serial No	Roll No.	Name	Class Attendance												CHITRADURGA Register (Subject-wise)												Total Class Attendance	Total Class Absence	Total Class Present	Total Class Average	Remarks					
			1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24						25	26	27	28	
53		MOHAMMED SHAFIQ	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	13	12	17	40		
		43M23C3058	29	30	31	32	33	34	35	36	37	38	39	40																		10	15	16	15	
54		MOHAMMED SHREYAN	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	28	06	07	13	35	
		43M23C3059	29	30	31	32	33	34	35	36	37	38	39	40																		06	10	10	15	
55		MUBARAK PASHA	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	28	21	13	25	50	
		43M23C3060	29	30	31	32	33	34	35	36	37	38	39	40																		93	25	10	15	
56		MUTHU RAJ JR	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	28	02	11	34	43	
		43M23C3061	29	30	31	32	33	34	35	36	37	38	39	40																		93	18	10	15	
57		NAGARAJ G R	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	28	10	12	12	37	
		43M23C3062	29	30	31	32	33	34	35	36	37	38	39	40																		93	12	10	15	
58		MANDINI G R	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	28	20	09	10	40	
		43M23C3063	29	30	31	32	33	34	35	36	37	38	39	40																		100	15	10	15	
59		PRAVALIKA	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	28	28	25	25	50	
		43M23C3073	29	30	31	32	33	34	35	36	37	38	39	40																		22	25	10	15	
60		T M RITHIN	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	28	11	15	14	40	
		43M23C3105	29	30	31	32	33	34	35	36	37	38	39	40																		23	15	10	15	
61		V TGJASHINI	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	28	20	21	19	47	
		43M23C3111	29	30	31	32	33	34	35	36	37	38	39	40																		73	22	10	15	
62		YUVARAJ D	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	28	12	15	09	38	
		43M23C3121	29	30	31	32	33	34	35	36	37	38	39	40																		93	14	10	14	
63		SUHA FATHIMA MJ	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	28	28	25	19	16	47
		43M23C3096	29	30	31	32	33	34	35	36	37	38	39	40																		93	22	10	15	

Course Title:	Introduction to Electronics & Communication		
Course Code:	BESCK104C/204C	CIE Marks	50
Course Type (Theory/Practical/Integrated)	Theory	SEE Marks	50
		Total Marks	100
Teaching Hours/Week (L:T:P: S)	3:0:0:0	Exam Hours	03
Total Hours of Pedagogy	40 hours	Credits	03
<p>Course objectives</p> <ol style="list-style-type: none"> 1. To prepare students with fundamental knowledge/ overview in the field of Electronics and Communication Engineering. 2. To equip students with a basic foundation in electronic engineering required for comprehending the operation and application of electronic circuits, logic design, embedded systems, and communication systems. 3. Professionalism & Learning Environment: To inculcate in first-year engineering students an ethical and professional attitude by providing an academic environment inclusive of effective communication, teamwork, ability to relate engineering issues to a broader social context, and life-long learning needed for a successful professional career. 			
<p>Teaching-Learning Process</p> <p>These are sample Strategies, which teacher can use to accelerate the attainment of the various course outcomes and make Teaching –Learning more effective</p> <ol style="list-style-type: none"> 1. Lecturer method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes. 2. Arrange visits to nearby PSUs such as BHEL, BEL, ISRO, etc., and small-scale hardware Industries to give brief information about the electronics manufacturing industry. 3. Show Video/animation films to explain the functioning of various analog and digital circuits. 4. Encourage collaborative (Group) Learning in the class 5. Ask at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical thinking 6. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it. 7. Topics will be introduced in multiple representations. 8. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them. 9. Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding. 			
Module-1 (8 hours)			
<p>Power Supplies –Block diagram, Half-wave rectifier, Full-wave rectifiers and filters, Voltage regulators, Output resistance and voltage regulation, Voltage multipliers.</p> <p>Amplifiers – Types of amplifiers, Gain, Input and output resistance, Frequency response, Bandwidth, Phase shift, Negative feedback, multi-stage amplifiers (Text 1)</p>			
Module-2(8 hours)			

Oscillators – Barkhausen criterion, sinusoidal and non-sinusoidal oscillators, Ladder network oscillator, Wein bridge oscillator, Multivibrators, Single-stage astable oscillator, Crystal controlled oscillators (Only Concepts, working, and waveforms. No mathematical derivations)
Operational amplifiers -Operational amplifier parameters, Operational amplifier characteristics, Operational amplifier configurations, Operational amplifier circuits.
 Text 1)

Module-3 (8 hours)

Boolean Algebra and Logic Circuits: Binary numbers, Number Base Conversion, octal & Hexa Decimal Numbers, Complements, Basic definitions, Axiomatic Definition of Boolean Algebra, Basic Theorems and Properties of Boolean Algebra, Boolean Functions, Canonical and Standard Forms, Other Logic Operations, Digital Logic Gates (Text 2: 1.2, 1.3, 1.4, 1.5,2.1, 2.2, 2.3, 2.4, 2.5, 2.6, 2.7)
Combinational logic: Introduction, Design procedure, Adders- Half adder, Full adder (Text 2:4.1, 4.2, 4.3)

Module-4 (8 hours)

Embedded Systems – Definition, Embedded systems vs general computing systems, Classification of Embedded Systems, Major application areas of Embedded Systems, Elements of an Embedded System, Core of the Embedded System, Microprocessor vs Microcontroller, RISC vs CISC
Sensors and Interfacing – Instrumentation and control systems, Transducers, Sensors, Actuators, LED, 7-Segment LED Display. (Text 3)

Module-5 (8 hours)

Analog Communication Schemes – Modern communication system scheme, Information source, and input transducer, Transmitter, Channel or Medium – Hardwired and Soft wired, Noise, Receiver, Multiplexing, Types of communication systems. Types of modulation (only concepts) – AM , FM, Concept of Radio wave propagation (Ground, space, sky)
Digital Modulation Schemes: Advantages of digital communication over analog communication, ASK, FSK, PSK, Radio signal transmission Multiple access techniques. (Text 4)

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). The minimum passing mark for the SEE is 35% of the maximum marks (18 marks out of 50). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation (CIE):

Three Tests each of 20 Marks;

- 1st, 2nd, and 3rd tests shall be conducted after completion of the syllabus of 30-35%, 70-75%, and 90-100% of the course/s respectively.
- Assignments/Seminar/quiz/group discussion /field survey & report presentation/ course project/Skill development activities, suitably planned to attain the COs and POs for a total of 40 Marks.

If the nature of the courses requires assignments/Seminars/Quizzes/group discussion two evaluation components shall be conducted. If course project/field survey/skill development activities etc then the evaluation method shall be one.

Total CIE marks (out of 100 marks) shall be scaled down to 50 marks

Semester End Examination(SEE):

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

- The question paper shall be set for 100 marks. The medium of the question paper shall be English). The duration of SEE is 03 hours.
- The question paper will have 10 questions. Two questions per module. Each question is set for 20 marks. The students have to answer 5 full questions, selecting one full question from each module. The student has to answer for 100 marks and **marks scored out of 100 shall be proportionally reduced to 50 marks.**
- There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
-

Suggested Learning Resources:

Books (Title of the Book/Name of the author/Name of the publisher/Edition and Year)

1. Mike Tooley, 'Electronic Circuits, Fundamentals & Applications', 4th Edition, Elsevier, 2015.
DOI <https://doi.org/10.4324/9781315737980>. eBook ISBN 9781315737980
2. Digital Logic and Computer Design, M. Morris Mano, PII Learning, 2008 ISBN-978-81-203-0417-84.
3. K V Shibu, 'Introduction to Embedded Systems', 2nd Edition, McGraw Hill Education (India), Private Limited, 2016
4. S L Kakani and Priyanka Punglia, 'Communication Systems', New Age International Publisher, 2017.

SJM Vidyapeetha (Regd.)

Sri Jagadguru Mallikarjuna Murugharajendra Institute of Technology

(Affiliated to Visvesvaraya Technological University Belagavi, Recognized by AICTE, New Delhi & Approved by Govt. of Karnataka)

P.B. No. 73, Chitradurga - 577502, Karnataka State, INDIA



LESSON PLAN

ACADEMIC YEAR : 2023-24

Department	:	Electronics & Communication Engineering		
Name of the Faculty	:	Nandini G R		
Semester & Section	:	1 st & A		
Subject	:	Introduction to Electronics & Communication	Code	: BESCK104C

S.J.M.I.T., Chitradurga		Lesson Plan Execution			Dept.: E&CE	
Semester and Section	1 st A	Subject Name	Introduction to Electronics & Communication		Subject Code	BESCK104C
Name of The Faculty	Nandini G R	Date of Commencement	04/09/2023 to 14/09/2023 Induction program 15/09/2023		Last Working Day	20/01/2024
Source Materials List	1.Mike Tooley, 'Electronic Circuits, Fundamentals & Applications', 4th Edition, Elsevier, 2015. DOI https://doi.org/10.4324/9781315737980 . eBook ISBN9781315737980		2. Digital Logic and Computer Design, M. Morris Mano, PHI Learning, 2008 ISBN-978-81-203-0417-84.		3. K V Shibu, 'Introduction to Embedded Systems', 2nd Edition, McGraw Hill Education (India), Private Limited, 2016	
	4. S L Kakani and Priyanka Punglia, 'Communication Systems', New Age International Publisher, 2017.					

Sl. No.	PLAN				EXECUTION				
	Date	Time	Topics to be covered	Source materials needed	Topics covered	Date	Time	Source materials needed	
	04/09/2023 to 14/09/2023	9:30-05PM	Induction program						
	15/09/2023	12:15-1:15	-----Bridge course-----			20/09/2023	11:15-12:15	1	

	15/06/2023	12/15-4/15	-----Bridge course-----		20/09/2023	2-4	
	20/06/2023	11/15-12/15	-----Bridge course-----		20/09/2023	12/15-15	
1	20/06/2023	12/15-4/15	Model: Power Supplies & Amplifiers Block diagram, Half-wave rectifier, Full-wave rectifiers and		Model: Power Supplies & Amplifiers Block diagram of a power supply	12/15-12/15	
2	26/06/2023	12/15-4/15	Voltage regulator, Output resistance and voltage regulation		Introduction to rectifier, Half wave rectifier (working) Problems on half wave rectifier	28/09/2023	12/15-15
3	27/06/2023	11/15-12/15	Voltage multiplier, Types of amplifiers		Full wave rectifier (working) Problems on full wave rectifier	05/10/2023	12/15-15
4	28/06/2023	12/15-4/15	Gain, Input and output resistance		Full wave bridge rectifier (working) Problems on full wave bridge rectifier	04/10/2023	12/15-12/15
5	03/10/2023	12/15-4/15	Frequency response, Bandwidth		Half wave rectifier with capacitor filter (working) Full wave rectifier with capacitor filter (working) Full wave bridge rectifier with capacitor filter (working)	06/10/2023	12/15-15
6	04/10/2023	11/15-12/15	Phase shift, Negative feedback amplifiers		Voltage regulator, Output resistance and voltage regulation	09/10/2023	10-10

7	06/10/2023	12:15-1:15	Derivation of voltage gain for negative feedback amplifiers	1	Voltage multipliers.Types of amplifiers Amplifier Parameters(Definitions) Gain, Input and output resistance, Frequency response, Bandwidth, Phase shift.	10/10/2023	12:15-1:15	1
8	10/10/2023	12:15-1:15	multi-stage amplifiers	1	Derivation of voltage gain for Amplifier with negative feedback Multi-stage amplifiers (Types of coupling)	11/10/2023	11:15-12:15	1
9	11/10/2023	11:15-12:15	Module2:Oscillators & Operational amplifiers Barkhausen criterion, sinusoidal and non-sinusoidal oscillators	1	Module2:Oscillators & Operational amplifiers Introduction to Oscillators,	17/10/2023	12:15-1:15	1
10	13/10/2023	12:15-1:15	Ladder network oscillator, Wein bridge oscillator	1	Conditions for oscillation (Barkhausen's criteria for oscillation) Ladder network oscillator(working & Problems)	18/10/2023	11:15-12:15	1
11	17/10/2023	12:15-1:15	Multivibrators, Single-stage astable oscillator	1	Wien bridge oscillator(working & Problems) Multivibrators (Types of Multivibrators)	20/10/2023	12:15-1:15	1
12	25/10/2023	11:15-12:15	Crystal controlled oscillators	1	Single-stage astable oscillator(Working) Crystal controlled oscillators(Working)	27/10/2023	12:15-1:15	1
13	27/10/2023	12:15-1:15	Operational amplifier parameters	1	Introduction to Operational amplifier Operational amplifier characteristics	03/11/2023	12:15-1:15	1

14	31/10/2023	12:15-1:15	Operational amplifier characteristics	1	Operational amplifier parameters Inverting operational amplifiers(Concepts, waveforms) Non Inverting operational amplifiers(Concepts, waveforms)	07/11/2023	12:15-1:15	1
15	03/11/2023	12:15-1:15	Operational amplifier configurations	1	Differential amplifiers(Concepts, waveforms). Voltage followers(Concepts, waveforms)	08/11/2023	11:15-12:15	1
16	07/11/2023	12:15-1:15	Operational amplifier circuits	1	Integrators (Concepts, waveforms) Summing amplifiers (Concepts, waveforms) Comparators (Concepts, waveforms)	10/11/2023	12:15-1:15	1
17	08/11/2023	11:15-12:15	Module3: Boolean Algebra and Logic Circuits Binary numbers, Number Base Conversion,	2	Module3: Boolean Algebra and Logic Circuits Introduction to Boolean Algebra and Logic Circuits Types of number system Number Base Conversion Binary to decimal number system conversion Octal to decimal number system conversion Hexadecimal to decimal numbersystem conversion	15/11/2023	11:15-12:15	2


18	10/11/2023	12:15-1:15	Octal & Hexa Decimal Numbers, Complements	2	Decimal to binary number system conversion Decimal to octal number system conversion Decimal to hexadecimal number system conversion Binary to octal number system conversion	17/11/2023	12:15-1:15	2
19	15/11/2023	11:15-12:15	Basic definitions, Axiomatic Definition of Boolean Algebra	2	Binary to hexadecimal number system conversion Octal to binary number system conversion Hexadecimal to binary number system conversion	21/11/2023	12:15-1:15	2
20	17/11/2023	12:15-1:15	Basic Theorems and Properties of Boolean Algebra,	2	Octal to hexadecimal number system conversion Hexadecimal to octal number system conversion	22/11/2023	11:15-12:15	2
21	21/11/2023	12:15-1:15	Boolean Functions, Canonical and Standard Forms,	2	Problems on Complements (1's, 2's, 9's, 10's)	24/11/2023	12:15-1:15	2
22	22/11/2023	11:15-12:15	Other Logic Operations, Digital Logic Gates	2	Axiomatic Definition of Boolean Algebra, Basic Theorems and Properties of Boolean Algebra	28/11/2023	12:15-1:15	2

23	28/11/2023	12:15-1:15	Combinational logic: Introduction, Design procedure	2	Boolean Functions, Canonical and Standard Forms, Other Logic Operations, Digital Logic Gates	29/11/2023	11:15-12:15	2
24	29/11/2023	11:15-12:15	Adders- Half adder, Full adder	2	Adders- Half adder, Full adder(Design procedure)	01/12/2023	12:15-1:15	2
25	01/12/2023	12:15-1:15	Module4: Embedded Systems Definition, Embedded systems vs general computing systems,	3	Module4: Embedded Systems Definition of Embedded systems Differences between Embedded systems vs general computing	08/12/2023	11:15-12:15	3
26	05/12/2023	12:15-1:15	Classification of Embedded Systems, Major application areas of Embedded Systems	3	Classification of Embedded Systems Major application areas of Embedded Systems	08/12/2023	12:15-1:15	3
27	06/12/2023	11:15-12:15	Elements of an Embedded System,	3	Elements of an Embedded System, Core of the Embedded System,	12/12/2023	11:15-12:15	3
28	08/12/2023	12:15-1:15	Core of the Embedded System,	3	Differences between Microprocessor vs Microcontroller Differences between RISC vs CISC	12/12/2023	12:15-1:15	3
29	12/12/2023	12:15-1:15	Microprocessor vs Microcontroller, RISC vs CISC	3	Instrumentation systems (Block diagram & explanation) control systems(Block diagram & explanation)	13/12/2023	11:15-12:15	3
30	13/12/2023	11:15-12:15	Sensors and Interfacing – Instrumentation and control systems	3	Transducers, Sensors, Actuators,(Concepts)	20/12/2023	11:15-12:15	3

31	15/12/2023	12:15-1:15	Transducers, Sensors, Actuators,	3	Introduction to LED	21/12/2023	10-11	3
32	19/12/2023	12:15-1:15	LED, 7-Segment LED Display	3	Working of 7-Segment LED Display	22/12/2023	12:15-1:15	3
33	20/12/2023	11:15-12:15	Module5: Analog Communication Schemes & Digital Modulation Schemes Modern communication system scheme,	4	Module5: Analog Communication Schemes & Digital Modulation Schemes Modern communication system scheme (Block diagram and Explanation) Information source, and input transducer, Transmitter, Channel or Medium	26/12/2023	12:15-1:15	4
34	22/12/2023	12:15-1:15	Information source, and input transducer	4	Hardwired and Soft wired, Noise, Receiver, Types of communication systems	27/12/2023	11:15-12:15	4
35	27/12/2023	11:15-12:15	Transmitter, Channel or Medium – Hardwired and Soft wired	4	Types of modulation Amplitude Modulation (Concepts & wave forms)	28/12/2023	12:15-1:15	4
36	29/12/2023	12:15-1:15	Noise, Receiver, Multiplexing, Types of communication systems.	4	Frequency Modulation (Concepts & wave forms)	29/12/2023	12:15-1:15	4
37	02/01/2024	12:15-1:15	Types of modulation, AM, FM, PM	4	Phase Modulation (Concepts & wave forms)	02/01/2024	12:15-1:15	4
38	03/01/2024	11:15-12:15	Concept of Radio wave propagation	4	Concept of Radio wave propagation (Ground, space, sky)	03/01/2024	11:15-12:15	4

39	05/01/2024	12:15-1:15	Advantages of digital communication over analog communication, ASK, FSK, PSK	4	Advantages of digital communication over analog communication,	05/01/2024	12:15-1:15	4
40	09/01/2024	12:15-1:15	Radio signal transmission Multiple access techniques	4	ASK, FSK, PSK(Concepts & wave forms) Radio signal transmission Multiple access techniques.	08/01/2024	10-11	4
Others	Planned			Actual			Remarks	
Special Classes	-----			-----				
Tutorials	-----			-----				
Assignments	Assignment-1:25/10/23 Assignment-2 : 01/12/23			Assignment-1:25/10/23 Assignment-2 : 01/12/23				
QUIZ	29/12/2023			29/12/2023				
LA Tests Date & Time	I	II	III	I	II	III		
	18/10/23	23/11/23	26/12/23	30/10/23	04/12/23	10/01/2024		
	19/10/23	24/11/23	27/12/23	31/10/23	05/12/23	11/01/2024		
	20/11/23	25/11/23	28/12/23	02/11/23	06/12/23	12/01/2024		
Portions covered in the entire semester	5 Modules completed 100%			5 Modules completed 100%				
Course Effectiveness								
Students Feedback	440							
Students Response								
Result	No. of students appeared			No. of students passed			% of Result	


Signature of Faculty In-Charge


Signature of the HOD

Signature of Principal (and Remarks if any)



SJM Vidyapeetha®
SJM Institute of Technology
NH-4 Bypass, Karnataka, Chitradurga, 577502

(Approved by AICTE, New Delhi - Recognised by Govt of Karnataka)
(Affiliated to Visvesvaraya Technological University, Belagavi)

Program : Basic Science
Batch : 2023 - 2024
Course : Introduction to Electronics & Communication - BESCK104C

Course Outcome (COs)

	CO
CO1	Describe the concepts of electronic circuits encompassing power supplies and amplifiers.
CO2	Describe the concepts of Oscillators and Operational amplifiers.
CO3	Develop competence knowledge to construct basic digital circuits by make use of basic gate and its function.
CO4	Discuss the characteristics and technological advances of embedded systems.
CO5	Explain the different modes of communication from wired to wireless and the computing involved

CO - PO Mapping

	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12
CO1	3	3	2	-	2	2	-	-	-	-	-	-
CO2	3	2	3	-	2	1	-	-	-	-	-	-
CO3	3	2	3	-	3	-	-	-	1	-	-	-
CO4	2	1	1	-	2	1	-	-	1	-	-	1
CO5	2	1	1	-	2	1	-	-	1	-	-	1

CO - PSO Mapping

**DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING****AY: 2023-24 (Odd Sem)****CO-PO JUSTIFICATION**

Course Title	Introduction to Electronics & Communication
Course Code	BESCK104C
Faculty	Nandini G R

COURSE OUTCOMES

CO Index	Course Outcomes
22C104.1	Describe the concepts of electronic circuits encompassing power supplies and amplifiers.
22C104.2	Describe the concepts of Oscillators and Operational amplifiers.
22C104.3	Develop competence knowledge to construct basic digital circuits by make use of basic gate and its function.
22C104.4	Discuss the characteristics and technological advances of embedded systems.
22C104.5	Explain the different modes of communication from wired to wireless and the computing involved.

CO ANALYSIS

COs	CO Analysis								
22C104.1	Describe the concepts of electronic circuits encompassing power supplies and amplifiers. <table border="1"> <tr> <td>Action:</td> <td>Describe</td> </tr> <tr> <td>Knowledge :</td> <td>Electronic Circuits, Power supplies</td> </tr> <tr> <td>Condition :</td> <td>None</td> </tr> <tr> <td>Criterion:</td> <td>None</td> </tr> </table>	Action:	Describe	Knowledge :	Electronic Circuits, Power supplies	Condition :	None	Criterion:	None
Action:	Describe								
Knowledge :	Electronic Circuits, Power supplies								
Condition :	None								
Criterion:	None								
22C104.2	Describe the concepts of Oscillators and Operational amplifiers. <table border="1"> <tr> <td>Action:</td> <td>Describe</td> </tr> <tr> <td>Knowledge :</td> <td>Oscillators, Operational amplifiers</td> </tr> <tr> <td>Condition :</td> <td>None</td> </tr> <tr> <td>Criterion:</td> <td>None</td> </tr> </table>	Action:	Describe	Knowledge :	Oscillators, Operational amplifiers	Condition :	None	Criterion:	None
Action:	Describe								
Knowledge :	Oscillators, Operational amplifiers								
Condition :	None								
Criterion:	None								
22C104.3	Develop competence knowledge to construct basic digital circuits by make use of basic gate and its function. <table border="1"> <tr> <td>Action:</td> <td>Develop</td> </tr> <tr> <td>Knowledge :</td> <td>Basic digital circuits, Boolean algebra, Combinational logic</td> </tr> <tr> <td>Condition :</td> <td>None</td> </tr> <tr> <td>Criterion:</td> <td>None</td> </tr> </table>	Action:	Develop	Knowledge :	Basic digital circuits, Boolean algebra, Combinational logic	Condition :	None	Criterion:	None
Action:	Develop								
Knowledge :	Basic digital circuits, Boolean algebra, Combinational logic								
Condition :	None								
Criterion:	None								
22C104.4	Discuss the characteristics and technological advances of embedded systems. <table border="1"> <tr> <td>Action:</td> <td>Discuss</td> </tr> <tr> <td>Knowledge :</td> <td>Characteristics & technological advances of Embedded system, Sensors & Interfacing</td> </tr> <tr> <td>Condition :</td> <td>None</td> </tr> </table>	Action:	Discuss	Knowledge :	Characteristics & technological advances of Embedded system, Sensors & Interfacing	Condition :	None		
Action:	Discuss								
Knowledge :	Characteristics & technological advances of Embedded system, Sensors & Interfacing								
Condition :	None								



DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

AY: 2023-24 (Odd Sem)

Total Number of Sessions													
PO's Addressed by CO's													
CO Index	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	Total
C104.1	02	02	1.25		1.25	1.5							08
C104.2	02	1.5	02		1.75	0.75							08
C104.3	02	1.25	02		02				0.75				08
C104.4	1.5	01	01		1.5	01			01			01	08
C104.5	1.75	01	01		1.5	0.75			01			01	08

Contribution of PO's (%)														
Programme Outcomes													PSO's	
CO Index	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2
C104.1	25%	25%	15.625%		15.625%	18.75%								
C104.2	25%	18.75%	25%		21.275%	9.375%								
C104.3	25%	15.625%	25%		25%				9.375%					
C104.4	18.75%	12.5%	12.5%		18.75%	12.5%			12.5%			12.5%		
C104.5	21.87%	12.5%	12.5%		18.75%	9.375%			12.5%			12.5%		

Mapping Level of PO's/PSO's														
	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2
C104.1	3	3	2		2	2								
C104.2	3	2	3		2	1								
C104.3	3	2	3		3				1					
C104.4	2	1	1		2	1			1			1		
C104.5	2	1	1		2	1			1			1		

*Note: - 1. Slight (Low) 2. Moderate (Medium) 3. Substantial (High)

Range of Percentage for Identifying Level of Attainment

Level 1	5% to 14%
Level 2	15% to 24%
Level 3	25% and above

Justification Method adopted to measure level of mapping


22C104.1	Contribution of CO1 towards PO1, PO2, PO3, PO5,PO6 are 0.25, 0.25, 0.15, 0.15, 0.18 hours Respectively. Total hours taught for PO1,PO2,PO3,PO5,PO6 are 08 hours/sessions, hence the contribution of PO1,PO2,PO3,PO5,PO6 are 25%, 25%, 15.6%, 15.6%, 18.7% respectively. Mapping level for PO1 is 3, PO2 is 3 PO3 is 2 ,PO5 is 2 PO6 is 2
22C104.2	Contribution of CO2 towards PO1, PO2, PO3,PO5,PO6 are 0.25, 0.18, 0.25, 0.21, 0.09 hours Respectively. Total hours taught for PO1,PO2,PO3,PO5,PO6 are 08 hours/sessions, hence the contribution of PO1,PO2,PO3,PO5,PO6 are 25%, ,18.75%, 25%, 21.275%,9.375%% respectively. Mapping level for PO1 is 3, PO2 is 2 PO3 is 3 ,PO5 is 2 PO6 is 1
22C104.3	Contribution of CO3 towards PO1,PO2,PO3,PO5,PO9 are 0.25 ,0.15, 0.25, 0.25, 0.09375 hours Respectively. Total hours taught for PO1,PO2,PO3,PO5,PO9 are 08 hours/sessions, hence the contribution of PO1,PO2,PO3,PO5,PO9 are 25%, ,15.6%, 25%, 25%,9.375%% respectively. Mapping level for PO1 is 3, PO2 is 2 PO3 is 3 ,PO5 is 3 PO9 is 1
22C104.4	Contribution of CO4 towards PO1,PO2,PO3,PO5,PO6,PO9,PO12 are 0.18 ,0.125,0.125, 0.18,0.125, 0.125,0.125 hours Respectively. Total hours taught for PO1,PO2,PO3,PO5,PO6 ,PO9,PO12 are 08 hours/sessions, hence the contribution of PO1,PO2,PO3,PO5,PO6,PO9,PO12 are 18.75%, 12.5%,12.5%, 18.75%,12.5%,12.5% ,12.5% respectively. Mapping level for PO1 is 2, PO2 is 1 PO3 is 1 ,PO5 is 2, PO6 is 1 PO9 is 1, PO12 is 1



DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

AY: 2023-24 (Odd Sem)

22C104.5	Contribution of CO5 towards PO1,PO2,PO3,PO5,PO6,PO9,PO12 are 0.21 ,0.125 ,0.125,0.18, 0.0937, 0.125, 0.125 hours Respectively. Total hours taught for PO1,PO2,PO3,PO5,PO6 ,PO9,PO12 are 08 hours/sessions, hence the contribution of PO1,PO2,PO3,PO5,PO6,PO9,PO12 are 21.87%,12.5%,12.5%, 18.75%,%,9.37%,12.5%,12.5%,respectively. Mapping level for PO1 is 2, PO2 is 1 PO3 is 1 ,PO5 is 2, PO6 is 1 PO9 is 1, PO12 is 1
----------	--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Faculty


Course Co-ordinator


H.O.D.



Subject: Basic Electronics

Subject code: BBEE203

Report On Course Activity: Embedded Systems with Mobile Application”.

Workshop Objectives:


1. To introduce students to the fundamentals of embedded systems and microcontrollers.
2. To provide hands-on experience with programming microcontrollers using the ArduinoDroid mobile app.
3. To demonstrate real-time interaction between mobile applications and embedded systems.
4. To encourage innovation and creativity in developing embedded solutions using mobile technology.
5. To equip students with the skills to work on simple embedded system projects independently.

Workshop Outcomes: By the end of this workshop, students will:

1. Gain a clear understanding of embedded systems and their real-world applications.
2. Acquire practical skills in programming microcontrollers using mobile devices.
3. Be able to develop and test basic embedded systems projects using the ArduinoDroid app.




4. Understand the process of integrating mobile applications with embedded systems.
5. Be better prepared for future courses and projects involving embedded systems and IoT.





SJM Vidyapeetha®
SJM INSTITUTE OF TECHNOLOGY

(Recognized by AICTE, New Delhi and Affiliated to Visvesvaraya Technological University, Belagavi)
NH-4 Bypass, P.B. No:73, Chitradurga - 577502, Karnataka State
NAAC Accredited with B++ Grade






For more information
contact us at
08442 442442
08442 442442



SJM Vidyapeetha®
SJM INSTITUTE OF TECHNOLOGY

(Recognized by AICTE, New Delhi and Affiliated to Visvesvaraya Technological University, Belagavi)
NH-4 Bypass, P.B. No:73, Chitradurga – 577502, Karnataka State
NAAC Accredited with B++ Grade




Head of the Dept,
Electronics & Commn. Engg.
S.J.M.I.T.,
CHITRADURGA - 577502.

SJM Vidyapeetha®

S J M INSTITUTE OF TECHNOLOGY

(Recognized by AICTE, New Delhi and Affiliated to Visvesvaraya Technological University, Belagavi)
NH-4 Bypass, P.B.No:73, CHITRADURGA -577502, Karnataka State

Innovation in teaching adopted

Subject: Introduction to electronics and communication

Subject code: BESCK104C

Semester: I

OVERVIEW:

This report aims to provide an overview of modern simulation tools, particularly PSPICE, and their application in studying various electronic components such as BJTs, FETs, Amplifiers and Operational Amplifiers. Understanding these components is crucial for students in Electronics & Communication Engineering, as they form the foundation of many electronic circuits.

Key Features of PSPICE:

- Schematic capture
- Simulation
- Libraries
- Visualization

Introduction to Pspice

SPICE is an acronym for Simulation Program with Integrated Circuit Emphasis. The original SPICE program was developed at the University of California Berkley in the 1970s. Computer aided simulation is common practice in industry and is a very useful tool. SPICE is a useful way of verifying your lab test results, and experimenting with changes to your own circuit designs. It is also widely used in industry for simulating designs prior to production. Internal numerical accuracy of programs such as SPICE is very high with errors that seldom exceed 1%.

Transistor circuit analysis is burdensome as the number of transistors increases beyond more than a few. Consequently SPICE is used to test and simulate complex transistor circuits. There are several versions of the SPICE software now available. Aim Spice and PSPICE are two versions. PSPICE is a graphical simulator, whereas Aim Spice is text based. All SPICE programs are based on the core SPICE programming.

While PSPICE makes extensive use of part libraries, Aim Spice uses text entries. Circuits may contain passive components such as resistors, capacitors, and inductors, and active devices such as transistors and diodes as well as independent voltage and current sources. To write code describing a circuit, nodes must be defined in the code. With nodes clearly defined, various elements are then connected between nodes to specified values. SPICE allows the user to perform various analysis of the circuit such as nonlinear dc, large-signal time domain (transient), small-signal frequency domain, nonlinear transient, and linear ac analyses. The dc and transient analysis capabilities are of greatest interest for digital circuit

studies. In addition to performing the differing analysis types, SPICE also generates graphical outputs for which the various nodes and inputs can be graphed individually or together. SPICE software is based on the same logic core in which the code is either manually generated as with Aim Spice, or converted from a graphical representation by the software as PSPICE does. A net list file is manually written when using Aim Spice, whereas PSPICE generates the net list file containing the circuit elements and their interconnections for you based on the graphical representation.

Despite the accuracy of computer simulation, hand analysis is still necessary. SPICE simulation is a tool to enhance circuit analysis not replaces hand computations. For instance, hand calculations are the best method for developing appropriate simulation time intervals or rise times for a given circuit.

A curve tracer is a special type instrument similar to an oscilloscope designed to display voltage-current characteristics of three terminal devices such as transistors. The graphical display of an oscilloscope enables a user to easily view and identify the operating regions for a specific transistor and see how quickly the transistor saturates.

Inserting and Manipulating Parts:

Parts can be inserted by clicking on the "Get New Part ..." option under the "Draw" menu (you can alternately use [Cntl + G] as a shortcut or click on the button with a gate and set of binoculars). For now, all parts that we will need should be listed in the "Part Browser Basic" window that subsequently pops up. For the parts in Figure 1, you will need to choose (by highlighting) the appropriate part and then clicking on the "Place & Close" button. A list of commonly used parts is listed in figure 1.



GND_EARTH	Ground
R	Resistors
C	Capacitors
L	Inductors
VDC	DC Power Source
VAC	AC Power Source

Figure1: Commonly Used Parts and Their Library Abbreviations

To place a part, simply drag the cursor to the desired area of the schematic and then left click. The program allows you to place multiple instances of the same part with subsequent left clicks. When you have finished placing all the desired instances of a particular part, clicking the right mouse button will allow you to return to the selection cursor (white arrow). Another command that will be useful when drawing schematics is the "Rotate" command which can be found in the "Edit" menu or by using the shortcut [Cntl + r]. First select the part (the program will highlight it in red), and then use the "Rotate" command. Once you have entered the two voltage sources and 3 resistors into your schematic, you will need to modify the default values. This can be done directly by double-clicking on the value or by double-clicking on the part and then selecting the attribute from the subsequent list. When changing the value, you will need to use the appropriate suffix. The list of parameter suffixes that PSpice® recognizes is listed in Figure 3. It is important

to note that PSpice is not case sensitive.

FULL WAVE PRECISION



Conclusion:

Student understands and the PDE's are available for understanding and analyzing electrical components in circuits and their use in power devices. Student acquires the circuit behavior allowing students to experiment and their efficiency. Student is and will be able to analyze theoretical knowledge for the project student to produce application in the field of electronics and Communication Engineering.

RECEIVED BY THE
DEPARTMENT OF ELECTRONICS & COMMUNICATIONS ENGINEERING
2023


S J M INSTITUTE OF TECHNOLOGY(Recognized by AICTE, New Delhi and Affiliated to Visvesvaraya Technological University, Belagavi)
NH-4 Bypass, P.B.No:73, CHITRADURGA -577502, Karnataka State

Department: Electronics & Communication				Name of the faculty: Nandini G R	
Course Title: Introduction to Electronics & Communication				Course Code :BESCK104C	
Semester :I	Section: A& B	Test: I	Date :31/10/2023	Time :2:45- 3:45	Max. Marks :25
Note: Answer any TWO full questions					

Q.No.	QUESTIONS	Marks	CL	CO	PO
1.a)	Draw the block diagram of DC power supply and explain the individual blocks.	6.5	U	22C104.1	1,6
1.b)	Determine: i) The voltage gain ii) The current gain iii) The power gain. An amplifier produces an output voltage of 2V for an input of 50mV. If the input and output currents in this condition are 4mA and 200mA respectively.	6	Ap	22C104.1	1,2,5,6
OR					
2.a)	Draw the circuit diagram of voltage regulation and explain the operation.	6.5	U	22C104.1	1,2,3,5
2.b)	Describe the working of a capacitor filter for a half wave rectifier with a neat circuit diagram and necessary waveforms.	6	U	22C104.1	2,5
OR					
3.a)	With a neat circuit diagram and waveform. Explain the working operation of a full wave rectifier.	6.5	U	22C104.1	1,2,3,6
3.b)	Discuss briefly a negative feedback amplifier with block diagram and Derive for Voltage gain.	6	U	22C104.1	1,2,3,5
OR					
4.a)	With a neat circuit diagram and waveform. Explain the working operation of a full wave bridge rectifier.	6.5	U	22C104.1	1,2,3,6
4.b)	Determine a suitable value of series resistor for operation in conjunction with a supply of 9V. A 5V zener diode has a maximum rated power dissipation of 500 mW. If the diode is to be used in a simple regulator circuit to supply a regulated 5V to a load having a resistance of 400 Ω ,	6	Ap	22C104.1	1,2,3,5

(CL) CognitiveLevel**(R): Remembering, (U):Understanding,(Ap): Apply, (A):Analysis, (E): Evaluation, (C): Creation.****COURSE OUTCOMES (COs) COVERED****CO1: Describe the concepts of electronic circuits encompassing power supplies and amplifiers.**


Academic Coordinator
(Prof.Nandini G R)



H.O.D
(Dr.Siddesh K.B)

S J M INSTITUTE OF TECHNOLOGY

(Recognized by AICTE, New Delhi and Affiliated to Visvesvaraya Technological University, Belagavi)
 NH-4 Bypass, P.B.No:73, CHITRADURGA -577502, Karnataka State

OR

2.a)



2.5

- The series resistor, R_S is connected in the circuit to limit the current through the zener diode to a safe value when load R_L is disconnected. Also, the voltage drop across it is a part of unregulated input voltage, V_{in} . When R_L is connected, zener current I_Z will reduce as current ($I = I_Z + I_L$) is split into load R_L . Output voltage V_O , remains constant until regulation fails. Regulation fails at a point at which potential divider formed by R_S and R_L produces lower voltage than V_Z voltage.

$$V_Z = V_{IN} \times \frac{R_L}{R_L + R_S}$$

- where V_{IN} is the unregulated input voltage. Thus the *maximum* value for R_S can be calculated from:

$$R_{Smax} = R_L \times \left(\frac{V_{IN}}{V_Z} - 1 \right)$$

4M

The power dissipated in the zener diode will be given by $P_Z = I_Z \times V_Z$, hence the minimum value for R_S can be determined from the off-load condition when:

$$R_{Smin} = \frac{(V_{IN}V_Z) - V_Z^2}{P_{Zmax}}$$

where P_Z max is the maximum rated power dissipation for the zener diode.

2.b)





Figure 6.6 A simple half-wave rectifier circuit with reservoir capacitor



2M


S J M INSTITUTE OF TECHNOLOGY

(Recognized by AICTE, New Delhi and Affiliated to Visvesvaraya Technological University, Belagavi)
 NH-4 Bypass, P.B.No:73, CHITRADURGA -577502, Karnataka State

- Charging Time of C1 to the peak value = $R_{series} \times C1$
 $R_{series} = R_{secondary\ winding} + R_{diode} + R_{wiring\ and\ connections}$
 Hence C1 charges quickly as soon as diode conducts.
- Discharging Time of C1 = $R_L \times C1$
 Practically, R_L is very much larger than R_{series}
 Hence C1 discharges slowly through R_L .


Explanation.....

4M
2.5M



Explanation.....


4M
2M



SJM INSTITUTE OF TECHNOLOGY

(Recognized by AICTE, New Delhi and Affiliated to Visvesvaraya Technological University, Belagavi)
 NH-4 Bypass, P.B.No:73, CHITRADURGA -577502, Karnataka State

	$A = V_o/V_m$ $V_o = A V_m \quad \text{where } V_m = V_s - V_f$ $\quad \quad \quad \text{and } V_f = \beta V_o$ $V_o = A(V_s - \beta V_o)$ $V_o = AV_s - A\beta V_o$ $V_o + A\beta V_o = AV_s$ $AV_s = V_o(1 + A\beta)$ <p>So, the equation of overall gain with negative feedback is given by</p> $\frac{V_o}{V_s} = A_f = \frac{A}{1 + A\beta}$	4M
--	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	----

OR		
4.a)		2.5M
(b)	<p>Explanation.....</p>	4M

4.b)	$R_s \text{ max.} = R_L \times \left(\frac{V_{o1}}{V_{oN}} - 1 \right)$ <p>thus:</p> $R_s \text{ max.} = 400 \times \left(\frac{9}{5} - 1 \right) = 400 \times (1.8 - 1) = 320 \Omega$ <p>Now we need to determine the minimum value for the series resistor, R_s:</p> $R_s \text{ min.} = \frac{V_o V_f - V_f^2}{P_2 \text{ max.}}$ <p>thus:</p> $R_s \text{ min.} = \frac{(9 \times 5) - 5^2}{0.5} = \frac{45 - 25}{0.5} = 40 \Omega$ <p>Hence a suitable value for R_s would be 150Ω (roughly mid-way between the two extremes).</p>	3M
		3M

Gandhi
 Academic Coordinator
 (Prof.Nandini G R)

S. J. M.
 Head of the Dept.
 Electronics & Commun. Engrg.
 (Dr.Siddesh K.B)
 CHITRADURGA - 577502.



SJM Vidyapeetha®

SJM INSTITUTE OF TECHNOLOGY

(Recognized by AICTE, New Delhi and Affiliated to Visvesvaraya Technological University, Belagavi)

NH-4 Bypass, P.B.No:73, CHITRADURGA -577502, Karnataka State

NAAC Accredited with B++

**First Internals Attendance**

Name of the Faculty: <i>NANDINI G.R</i>	Department: <i>ELECTRONICS & COMMUNICATION</i>	
Subject Name: <i>INTRODUCTION TO ELECTRONICS & COMMUNICATION</i>	Semester : 1 st	Section: A
Subject Code: <i>BESCA104C</i>	Date : <i>31/10/2023</i>	Time: <i>2:45 - 3:45</i>

Sl No	BRANCH	NAME OF THE STUDENT	Signature
1.	CS	ABHINAIK N	<i>Abhinav N</i>
2.	CS	ABHISHEK L	<i>Abhishek L</i>
3.	CS	AISHA ABDUL SHUKOOR	<i>Aisha</i>
4.	CS	AKARSHA SAJJAN B	<i>Akarsha</i>
5.	CS	AKASH G	<i>Akash G</i>
6.	CS	AMITH PATIL	<i>Amith Patil</i>
7.	CS	AMITH V	<i>Amith V</i>
8.	CS	AMRUTHA C M	<i>Amrutha C.M.</i>
9.	CS	ANKITHA J	<i>Ankitha J</i>
10.	CS	ANUSHA R H	<i>Anusha</i>
11.	CS	ANUSHREE P M	<i>Anushree P.M.</i>
12.	CS	ARPITHA R	<i>Arpitha R</i>
13.	CS	BHAVANASHREE S	<i>Bhavana S</i>
14.	CS	CHAITRA B	<i>Chaitra B</i>
15.	CS	CHAITRA JAGADISH BADEGONDRA	<i>Chaitra</i>
16.	CS	CHAITRA SURESH ARIKATTE	<i>Chaitra</i>
17.	CS	CHANDANA S R	<i>Chandana</i>
18.	CS	CHANDANA V	<i>Chandana V</i>
19.	CS	CHIDANANDA G	<i>Chidananda</i>
20.	CS	CHINMAYEE U	<i>Chinmayee U</i>
21.	CS	CHINMAYI M K	<i>Chinmayi M.K.</i>
22.	CS	DARSHAN B S	<i>Darshan B.S.</i>
23.	CS	DARSHAN G P	<i>Darshan G.P.</i>
24.	CS	DARSHITHA G P	<i>Darshitha G.P.</i>
25.	CS	DHANUSH H	<i>Dhanush H</i>
26.	CS	DILIP M P	<i>Dilip M.P.</i>
27.	CS	DIVYA U	<i>Divya U</i>
28.	CS	G R GOWRI	<i>Gowri G.R.</i>
29.	CS	GANESH C Y S	<i>Ganesh C.Y.S.</i>
30.	CS	GANESH M M	<i>Ganesh M.M.</i>
31.	CS	GHOUSIYA FATHIMA A	<i>Ghousiya</i>
32.	CS	GIRISH KUMAR M	<i>Girish Kumar M</i>
33.	CS	GIRISH PARAGOND KAMATAGI	<i>Girish</i>
34.	CS	GULAM HUSSAIN	<i>Gulam Hussain</i>
35.	CS	HRUTHIK S	<i>HRUTHIK S</i>



36.	CS	JAYANTH S P	Jays P
37.	CS	JEEVAN R	Jeevan R
38.	CS	K S KISHAN	K.S. Kishan
39.	CS	KARTHIK E HALAGERI	Karthik E
40.	CS	KARTHIK J	Karthik J
41.	CS	KAVANA K	Kavana K
42.	CS	KIRAN JADADARI	Kiran J
43.	CS	KUSUMA M	Kusuma M
44.	CS	LAKSHMANA N	Laxman
45.	CS	MADHURA G M	Madhura G M
46.	CS	MANUSHREE M	Manushree M
47.	CS	MEGHA MANJAPPA MOGALI	Megha
48.	CS	MEGHANA A B	Meghana A.B
49.	CS	MEGHANA G S	Meghana G.S
50.	CS	MINAL R S GOWDA	Minal R. Gowda
51.	CS	MOHAMAD MUTHAWAKAL G	Muthawakal
52.	CS	MOHAMED GHOUSE	Md Ghouse
53.	CS	MOHAMMED SHAFIQ	Mohammed
54.	CS	MOHAMMED SHREYAN	Mohammed Shreyan
55.	CS	MUBARAK PASHA	Mubarak
56.	CS	MUTHU RAJ J R	Muthu Raj J.R
57.	CS	NAGARAJ G R	Nagaraj G.R
58.	CS	NANDINI G R	Nandini
59.	CS	PRAVALIKA	Pravalika
60.	CS	T M RITHIN	Rithin
61.	CS	V TEJASWINI	V. Tejaswini
62.	CS	YUVARAJ D	Yuvraj D.
63.	CS	SUHA FATHIMA M J	Suha M.S

Total Number of Students Present:	63
Number of Students Absent:	00
Total Number of Students:	63
Name & Signature of Invigilator	Kanya P
Name & Signature of Subject In-Charge	Nandini GR 31/10/23

Prof.Madhu.K.C
First Year Coordinator



SJM Vidyapeetha®

S J M INSTITUTE OF TECHNOLOGY

(Recognized by AICTE, New Delhi and Affiliated to Visvesvaraya Technological University, Belagavi)

NH-4 Bypass, P.B.No:73, CHITRADURGA -577502, Karnataka State



Department: Electronics & Communication Engineering				Name of the faculty: Nandini G R		
Course Title: Introduction to Electronics & Communication				Course Code : BESCK104C		
Semester : I	Section: A& B	Test: II	Date : 05/12/2023	Time : 2:45- 3:45	Max. Marks : 25	
Note: Answer any TWO full questions						

Q.No.	QUESTIONS	Marks	CL	CO	PO	P S O
1.a)	Explain the operation of three- stage ladder RC Network Oscillator with neat circuit diagram.	6.5	U	22C104.2	1,2,3,5	-
1.b)	Explain a differentiator circuit with waveforms and circuit diagrams.	6	U	22C104.2	1,3,5,6	-
OR						
2.a)	(i) Determine the frequency of oscillations of a 3-stage ladder network oscillator in which $C=10nF$ and $R= 10k\Omega$. (ii) Explain the Barkhausen criteria for Oscillations. In wein bridge oscillator if $C1=C2=100nF$, determine the frequency of oscillations when $R1=R2=1k\Omega$	6.5	Ap	22C104.2	1,2,3,5	-
2.b)	What are the characteristics of an ideal operational amplifier?	6	U	22C104.2	1,2,3,5	-
OR						
3.a)	Implement full adder circuit with its truth table and write the expressions for sum and carry.	6.5	Ap	22C104.3	1,3,5,9	-
3.b)	State and prove De-Morgan's theorems with its truth table.	6	U	22C104.3	1,3,5,9	-
OR						
4.a)	Express the Boolean function $F= A+ \bar{B}C$ in a sum of minterms form.	6.5	Ap	22C104.3	1,3,5,9	-
4.b)	Perform the following operations: (i) 1010100-1000100 using 2's complement method. (ii) 4456-34234 using 9's complement method. (iii) 4456-34234 using 10's complement method.	6	Ap	22C104.3	1,2,3,5	-


(CL) Cognitive Level**(R): Remembering, (U): Understanding, (Ap): Apply, (A): Analysis, (E): Evaluation, (C): Creation.**



COURSE OUTCOMES (COs) COVERED

- 22C104.1: Describe the concepts of electronic circuits encompassing power supplies and amplifiers.**
- 22C104.2: Describe the concepts of Oscillators and Operational amplifiers.**
- 22C104.3: Develop competence knowledge to construct basic digital circuits by make use of basic gate and its function.**
- 22C104.4: Discuss the characteristics and technological advances of embedded systems.**
- 22C104.5 Explain the different modes of communication from wired to wireless and the computing involved**


Academic Coordinator
(Prof.Nandini G R)


H.O.D
(Dr.Siddesh K.B)



Scheme of Evaluation: Internal Assessment – II

Department: Electronics & Communication Engineering				Name of the faculty: Nandini G R	
Course Title: Introduction to Electronics & Communication				Course Code : BESCK104C	
Semester : I	Section: A& B	Test: II	Date : 05/12/2023	Time : 2:45-3:45	Max. Marks : 25

Q.No.	QUESTIONS	Marks
1.a)	<p>A simple phase-shift oscillator based on a three stage C-R ladder network is shown in Figure TR1 operates as a conventional common-emitter amplifier stage with R1 and R2 providing base bias potential and R3 and C1 providing emitter stabilization. The total phase shift provided by the C-R ladder network (connected between collector and base) is 180° at the frequency of oscillation. The transistor provides the other 180° phase shift in order to realize an overall phase shift of 360° or 0°.</p>	3.5M 3M
1.b)	<p>Figure 8.13 A differentiator</p> <p>Figure 8.14 Typical input and output waveforms for a differentiator</p> <p>A differentiator produces an output voltage that is equivalent to the rate of change of its input. An op-amp differentiator is an inverting amplifier, which uses a capacitor C in series with the input voltage V_{in} and a feedback resistor R is connected between V_{out} and inverting (-) input.</p>	2M 2M 2M



OR

a)

Solution

Using

$$f = \frac{1}{2\pi \times \sqrt{6CR}}$$

gives

$$f = \frac{1}{6.28 \times 2.45 \times 10 \times 10^{-9} \times 10 \times 10^3}$$

from which

$$f = \frac{1}{6.28 \times 2.45 \times 10^{-4}} = \frac{10^4}{15.386} = 647 \text{ Hz}$$

3M

2.a)

b)

- (a) the feedback must be positive
(i.e. the phase shift must be 0° or 360°);
- (b) the overall loop voltage gain must be greater than 1

1M

When $R1 = R2 = 1 \text{ k}\Omega$

$$f = \frac{1}{2\pi CR}$$

where $R = R1 = R2$ and $C = C1 = C2$.

Thus

$$f = \frac{1}{6.28 \times 100 \times 10^{-9} \times 1 \times 10^3}$$

$$f = \frac{10^4}{6.28} = 1.59 \text{ kHz}$$

2.5M

2.b)


- Characteristics for an 'ideal' operational amplifier are:
- (a) The open-loop voltage gain should be very high (ideally infinite).
 - (b) The input resistance should be very high (ideally infinite).
 - (c) The output resistance should be very low (ideally zero).
 - (d) Full-power bandwidth should be as wide as possible (ideally infinite).
 - (e) Slew rate should be as large as possible (ideally infinite).
 - (f) Input offset should be as small as possible (ideally zero).

6M

3.a)

Truth Table

Inputs			Outputs	
A	B	C_{in}	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



Full Adder

3M

$$\text{Sum} = A \oplus B \oplus C$$

$$\text{Carry} = AB + BC + CA$$

Derivation

3.5M



SJM Vidyapeetha®

S J M INSTITUTE OF TECHNOLOGY

(Recognized by AICTE, New Delhi and Affiliated to Visvesvaraya Technological University, Belagavi)
NH-4 Bypass, P.B.No:73, CHITRADURGA -577502, Karnataka State

NAAC Accredited with B++

Second Internals Attendance

Name of the Faculty: <u>NANDINI GR</u>	Department: <u>E&CE</u>	
Subject Name: <u>INTRODUCTION TO ELECTRONICS AND COMMUNICATION</u>	Semester : <u>1st</u>	Section: <u>A</u>
Subject Code: <u>BC3CK104C</u>	Date : <u>05/12/2023</u>	Time: <u>2:45 - 3:45</u>

Sl No	BRANCH	NAME OF THE STUDENT	Signature
1.	CS	ABHINAV N	<u>Abhinav N</u>
2.	CS	ABHISHEK L	<u>Abhishek L</u>
3.	CS	AISHA ABDUL SHUKOOR	<u>Aisha</u>
4.	CS	AKARSHA SAJJAN B	<u>Akarsha</u>
5.	CS	AKASH G	<u>Akash G</u>
6.	CS	AMITH PATIL	<u>Amith Patil</u>
7.	CS	AMITH V	<u>Amith V</u>
8.	CS	AMRUTHA C M	<u>Amrutha C.M.</u>
9.	CS	ANKITHA J	<u>Ankitha J</u>
10.	CS	ANUSHA R H	<u>Anusha R.H.</u>
11.	CS	ANUSHREE P M	<u>Anushree P.M.</u>
12.	CS	ARPITHA R	<u>Arpitha R</u>
13.	CS	BHAVANASHREE S	<u>Bhavanasree S</u>
14.	CS	CHAITRA B	<u>Chaitra B</u>
15.	CS	CHAITRA JAGADISH BADEGONDRA	<u>Chaitra B</u>
16.	CS	CHAITRA SURESH ARIKATTE	<u>Chaitra</u>
17.	CS	CHANDANA S R	<u>Chandana S.R.</u>
18.	CS	CHANDANA V	<u>Chandana V</u>
19.	CS	CHIDANANDA G	<u>Chandanav</u>
20.	CS	CHINMAYEE U	<u>Chidandana G</u>
21.	CS	CHINMAYI M K	<u>Chinmayee U</u>
22.	CS	DARSHAN B S	<u>Chinmayee U</u>
23.	CS	DARSHAN G P	<u>Darshan B.S</u>
24.	CS	DARSHITHA G P	<u>Darshan G.P</u>
25.	CS	DHANUSH H	<u>Darshitha G.P</u>
26.	CS	DILIP M P	<u>Dhanush H</u>
27.	CS	DIVYA U	<u>Dilip M.P</u>
28.	CS	G R GOWRI	<u>Divya U</u>
29.	CS	GANESH C Y S	<u>Gowri G.R</u>
30.	CS	GANESH M M	<u>Ganesh C.Y.S</u>
31.	CS	GHOUSIYA FATHIMA A	<u>Ganesh M.M</u>
32.	CS	GIRISH KUMAR M	<u>Girish Kumar M</u>
33.	CS	GIRISH PARAGOND KAMATAGI	<u>Girish Paragond Kamatagi</u>
34.	CS	GULAM HUSSAIN	<u>Gulam Hussain</u>
35.	CS	HRUTHIK S	<u>HRUTHIK S</u>



NAAC Accredited with B++

36.	CS	JAYANTH S P	Jaysp
37.	CS	JEEVAN R	Jeevan R
38.	CS	K S KISHAN	K.S. Kishan
39.	CS	KARTHIK E HALAGERI	Karthik E. Halageri
40.	CS	KARTHIK J	Karthik J
41.	CS	KAVANA K	Kavana. K.
42.	CS	KIRAN JADADARI	Kiran
43.	CS	KUSUMA M	Kusuma. M
44.	CS	LAKSHMANA N	Lakshman
45.	CS	MADHURA G M	Madhura G.M
46.	CS	MANUSHREE M	Manushree. M
47.	CS	MEGHA MANJAPPA MOGALI	Megha Manjappa Mogali
48.	CS	MEGHANA A B	Meghana. A.B
49.	CS	MEGHANA G S	Meghana. G.S.
50.	CS	MINAL R S GOWDA	Minal. R. S. Gowda
51.	CS	MOHAMAD MUTHAWAKAL G	Mohamad Muthawakal G
52.	CS	MOHAMED GHOUSE	Mohamed Ghouse
53.	CS	MOHAMMED SHAFIQ	Mohammed Shafiq
54.	CS	MOHAMMED SHREYAN	Mohammed Shreyan
55.	CS	MUBARAK PASHA	Mubarak Pasha
56.	CS	MUTHU RAJ J R	Muthu Raj J.R
57.	CS	NAGARAJ G R	Nagaraj. G.R
58.	CS	NANDINI G R	Nandini. G.R
59.	CS	PRAVALIKA	Pravalika
60.	CS	T M RITHIN	Rithin
61.	CS	V TEJASWINI	V. Tejaswini
62.	CS	YUVARAJ D	Yuvaraj. D
63.	CS	SUHA FATHIMA M J	Suha Fathima M.J

Total Number of Students Present:	63
Number of Students Absent:	00
Total Number of Students:	63
Name & Signature of Invigilator	Uman. A. A. R. & Uman
Name & Signature of Subject In-Charge	Nandini. G. R. Sel. - -

Prof. Madhu. K. C
First Year Coordinator



SJM Vidyapeetha®

S J M INSTITUTE OF TECHNOLOGY(Recognized by AICTE, New Delhi and Affiliated to Visvesvaraya Technological University, Belagavi)
NH-4 Bypass, P.B.No:73, CHITRADURGA -577502, Karnataka State

Department: Electronics & Communication Engineering				Name of the faculty: Nandini G R	
Course Title: Introduction to Electronics & Communication				Course Code : BESCK104C	
Semester : I	Section: A& B	Test: III	Date : 11/01/2024	Time : 2:45- 3:45	Max. Marks : 25
Note: Answer any TWO full questions					

Q.No.	QUESTIONS	Marks	CL	CO	PO
1.a)	Compare Embedded system with general computer systems.	6.5	U	22C104.4	1,6,9,12
1.b)	What is the difference between RISC and CISC processors?	6	R	22C104.4	1,6,9,12
OR					
2.a)	Explain the working of a 7 segment LED with necessary diagrams.	6.5	U	22C104.4	1,2,3,5
2.b)	Explain Instrumentation and Control system with suitable diagrams.	6	U	22C104.4	1,2,3,5
OR					
3.a)	Describe the blocks of Modern Communication System with neat block diagram.	6.5	U	22C104.5	1,6,9,12
3.b)	Explain Amplitude Modulation (AM), Frequency Modulation (FM) and Phase Modulation (PM) with necessary waveforms.	6	U	22C104.5	1,2,3,5
OR					
4.a)	Explain with a neat diagram, the concept of Radio wave propagation and its different types.	6.5	U	22C104.5	1,5,9,12
4.b)	Explain the following with the help of waveforms: (i) ASK (ii) FSK (iii) PSK	6	U	22C104.5	1,2,3,5

(CL) Cognitive Level**(R): Remembering, (U): Understanding, (Ap): Apply, (A): Analysis, (E): Evaluation, (C): Creation.****COURSE OUTCOMES (COs) COVERED****22C104.1: Describe the concepts of electronic circuits encompassing power supplies and amplifiers.****22C104.2: Describe the concepts of Oscillators and Operational amplifiers.****22C104.3: Develop competence knowledge to construct basic digital circuits by make use of basic gate and its function.****22C104.4: Discuss the characteristics and technological advances of embedded systems.****22C104.5 Explain the different modes of communication from wired to wireless and the computing involved**
**Academic Coordinator
(Prof.Nandini G R)**
**H.O.D
(Dr.Siddesh K.B)**

Scheme of Evaluation: Internal Assessment – III

Department: Electronics & Communication Engineering				Name of the faculty: Nandini G R	
Course Title: Introduction to Electronics & Communication				Course Code :BESCK104C	
Semester : I	Section: A& B	Test: III	Date :11/01/2024	Time :2:45-3:45	Max. Marks :25

Q.No.	QUESTIONS	Marks																				
1.a)	<table border="1"> <thead> <tr> <th>General Computing System</th> <th>Embedded Systems</th> </tr> </thead> <tbody> <tr> <td>A system which is a combination of a generic hardware and general-purpose operating system for executing a variety of applications</td> <td>A system which is a combination of a special-purpose hardware and embedded OS for executing a variety of applications</td> </tr> <tr> <td>It contains a general-purpose operating system (GPOS)</td> <td>It may or may not contain an operating system for functioning</td> </tr> <tr> <td>Applications are alterable (programmable) by the user. (It is possible for end user to re-install the OS and also add or remove user applications)</td> <td>The firmware of the Embedded system is pre-programmed and it is non-alterable by the end user.</td> </tr> <tr> <td>It has 2 parts: Hardware and Software.</td> <td>It has 3 parts: Hardware, Firmware and Software.</td> </tr> <tr> <td>It can perform many tasks.</td> <td>It performs specific tasks</td> </tr> <tr> <td>Power consumption is high</td> <td>Power consumption is less</td> </tr> <tr> <td>Computers are usually bigger in size with larger hardware and input output devices attached to it</td> <td>Embedded Devices are smaller in size than Computers, with limited hardware.</td> </tr> </tbody> </table>	General Computing System	Embedded Systems	A system which is a combination of a generic hardware and general-purpose operating system for executing a variety of applications	A system which is a combination of a special-purpose hardware and embedded OS for executing a variety of applications	It contains a general-purpose operating system (GPOS)	It may or may not contain an operating system for functioning	Applications are alterable (programmable) by the user. (It is possible for end user to re-install the OS and also add or remove user applications)	The firmware of the Embedded system is pre-programmed and it is non-alterable by the end user.	It has 2 parts: Hardware and Software.	It has 3 parts: Hardware, Firmware and Software.	It can perform many tasks.	It performs specific tasks	Power consumption is high	Power consumption is less	Computers are usually bigger in size with larger hardware and input output devices attached to it	Embedded Devices are smaller in size than Computers, with limited hardware.	6.5M				
General Computing System	Embedded Systems																					
A system which is a combination of a generic hardware and general-purpose operating system for executing a variety of applications	A system which is a combination of a special-purpose hardware and embedded OS for executing a variety of applications																					
It contains a general-purpose operating system (GPOS)	It may or may not contain an operating system for functioning																					
Applications are alterable (programmable) by the user. (It is possible for end user to re-install the OS and also add or remove user applications)	The firmware of the Embedded system is pre-programmed and it is non-alterable by the end user.																					
It has 2 parts: Hardware and Software.	It has 3 parts: Hardware, Firmware and Software.																					
It can perform many tasks.	It performs specific tasks																					
Power consumption is high	Power consumption is less																					
Computers are usually bigger in size with larger hardware and input output devices attached to it	Embedded Devices are smaller in size than Computers, with limited hardware.																					
1.b)	<table border="1"> <thead> <tr> <th>RISC</th> <th>CISC</th> </tr> </thead> <tbody> <tr> <td>Reduced Instruction Set Computer.</td> <td>Complex Instruction Set Computer.</td> </tr> <tr> <td>Software centric design.</td> <td>Hardware centric design.</td> </tr> <tr> <td>Low power consumption.</td> <td>High power consumption</td> </tr> <tr> <td>Requires more RAM</td> <td>Requires a minimum amount of RAM</td> </tr> <tr> <td>Simple decoding of instruction.</td> <td>Complex decoding of instruction.</td> </tr> <tr> <td>Execution time is very less</td> <td>Execution time is very high</td> </tr> <tr> <td>It does not require external memory for calculations</td> <td>It requires external memory for calculations</td> </tr> <tr> <td>RISC architecture can be used with high-end applications like telecommunication, image processing, video processing, etc.</td> <td>CISC architecture can be used with low-end applications like home automation, security system, consumer goods etc.</td> </tr> <tr> <td>Fixed Instruction format (32-bit)</td> <td>Varying formats (16 to 64 bits for each instruction)</td> </tr> </tbody> </table>	RISC	CISC	Reduced Instruction Set Computer.	Complex Instruction Set Computer.	Software centric design.	Hardware centric design.	Low power consumption.	High power consumption	Requires more RAM	Requires a minimum amount of RAM	Simple decoding of instruction.	Complex decoding of instruction.	Execution time is very less	Execution time is very high	It does not require external memory for calculations	It requires external memory for calculations	RISC architecture can be used with high-end applications like telecommunication, image processing, video processing, etc.	CISC architecture can be used with low-end applications like home automation, security system, consumer goods etc.	Fixed Instruction format (32-bit)	Varying formats (16 to 64 bits for each instruction)	6M
RISC	CISC																					
Reduced Instruction Set Computer.	Complex Instruction Set Computer.																					
Software centric design.	Hardware centric design.																					
Low power consumption.	High power consumption																					
Requires more RAM	Requires a minimum amount of RAM																					
Simple decoding of instruction.	Complex decoding of instruction.																					
Execution time is very less	Execution time is very high																					
It does not require external memory for calculations	It requires external memory for calculations																					
RISC architecture can be used with high-end applications like telecommunication, image processing, video processing, etc.	CISC architecture can be used with low-end applications like home automation, security system, consumer goods etc.																					
Fixed Instruction format (32-bit)	Varying formats (16 to 64 bits for each instruction)																					



2.a)




Fig.4 7-segment LED Interfacing with microcontroller

3M

Explanation.....

3.5M

2.b)




Fig. 1 Instrumentation system





Fig.2 shows the arrangement of a control system

3M

3M

Explanation.....

3.a)



3M

3.5M

Explanation.....



SJM INSTITUTE OF TECHNOLOGY

(Recognized by AICTE, New Delhi and Affiliated to Visvesvaraya Technological University, Belagavi)

NH-4 Bypass, P.B.No:73, CHITRADURGA -577502, Karnataka State

<p>3.b)</p>	<p>Explanation.....</p>	<p>3M</p> <p>3M</p>
<p>4.a)</p>	<p>Explanation.....</p>	<p>3M</p> <p>3.5M</p>
<p>4.b)</p>	<p>Explanation.....</p>	<p>3M</p> <p>3.5M</p>

Academic Coordinator
 (Prof. Nandini G R)

H.O.D
 (Dr. Siddesh K.B)



SJM Vidyapeetha®

S J M INSTITUTE OF TECHNOLOGY

(Recognized by AICTE, New Delhi and Affiliated to Visvesvaraya Technological University, Belagavi)

NH-4 Bypass, P.B.No:73, CHITRADURGA -577502, Karnataka State

NAAC Accredited with B++

**Third Internals Attendance**

Name of the Faculty: <u>MANDINI G.R</u>	Department: <u>G & LE</u>
Subject Name: <u>Introduction to electronics communication</u>	Semester : <u>1st</u>
Subject Code: <u>BE9CK104L</u>	Date : <u>11/01/2024</u>
	Section: <u>A</u>
	Time: <u>2:45 - 3:45</u>

Sl No	BRANCH	NAME OF THE STUDENT	Signature
1.	CS	ABHINAV N	<u>Abhinav N</u>
2.	CS	ABHISHEK L	<u>Abhishek L</u>
3.	CS	AISHA ABDUL SHUKOOR	<u>Aisha</u>
4.	CS	AKARSHA SAJJAN B	<u>Akarsha</u>
5.	CS	AKASH G	<u>Akash G</u>
6.	CS	AMITH PATIL	<u>Amith P</u>
7.	CS	AMITH V	<u>Amith V</u>
8.	CS	AMRUTHA C M	<u>Amrutha C.M</u>
9.	CS	ANKITHA J	<u>Ankitha J</u>
10.	CS	ANUSHA R H	<u>Anusha R.H</u>
11.	CS	ANUSHREE P M	<u>Anushree P.M</u>
12.	CS	ARPITHA R	<u>Arpitha R</u>
13.	CS	BHAVANASHREE S	<u>Bhavana S</u>
14.	CS	CHAITRA B	<u>Chaitra B</u>
15.	CS	CHAITRA JAGADISH BADEGONDRA	<u>Chaitra J.B</u>
16.	CS	CHAITRA SURESH ARIKATTE	<u>Chaitra S.A</u>
17.	CS	CHANDANA S R	<u>Chandana S.R</u>
18.	CS	CHANDANA V	<u>Chandana V</u>
19.	CS	CHIDANANDA G	<u>Chidananda G</u>
20.	CS	CHINMAYEE U	<u>Chinmayee U</u>
21.	CS	CHINMAYI M K	<u>Chinmayi M.K</u>
22.	CS	DARSHAN B S	<u>Darshan B.S</u>
23.	CS	DARSHAN G P	<u>Darshan G.P</u>
24.	CS	DARSHITHA G P	<u>Darshitha G.P</u>
25.	CS	DHANUSH H	<u>Dhanush H</u>
26.	CS	DILIP M P	<u>Dilip M.P</u>
27.	CS	DIVYA U	<u>Divya U</u>
28.	CS	G R GOWRI	<u>Gowri G.R</u>
29.	CS	GANESH C Y S	<u>Ganesh C.Y.S</u>
30.	CS	GANESH M M	<u>Ganesh M.M</u>
31.	CS	GHOUSIYA FATHIMA A	<u>Gausiya F.A</u>
32.	CS	GIRISH KUMAR M	<u>Girish K.M</u>
33.	CS	GIRISH PARAGOND KAMATAGI	<u>Girish P.K</u>
34.	CS	GULAM HUSSAIN	<u>Gulam H</u>
35.	CS	HRUTHIK S	<u>HRuthik S</u>



36.	CS	JAYANTH S P	Jaysp
37.	CS	JEEVAN R	Jeevan R
38.	CS	K S KISHAN	K.S. Kishan
39.	CS	KARTHIK E HALAGERI	Karthik E
40.	CS	KARTHIK J	Karthik J
41.	CS	KAVANA K	Kavana. K.
42.	CS	KIRAN JADADARI	Kiran
43.	CS	KUSUMA M	Kusuma. M
44.	CS	LAKSHMANA N	Lakshman
45.	CS	MADHURA G M	Madhura GM
46.	CS	MANUSHREE M	Manushree. M
47.	CS	MEGHA MANJAPPA MOGALI	Megha
48.	CS	MEGHANA A B	Meghana AB
49.	CS	MEGHANA G S	Meghana. G.S
50.	CS	MINAL R S GOWDA	Minal. R.S. Gowda
51.	CS	MOHAMAD MUTHAWAKAL G	Muthakal
52.	CS	MOHAMED GHOUSE	Md Ghouse
53.	CS	MOHAMMED SHAFIQ	Mohammed Shafiq
54.	CS	MOHAMMED SHREYAN	Mohammed Shreyan
55.	CS	MUBARAK PASHA	Mubarak
56.	CS	MUTHU RAJ J R	Muthu Raj
57.	CS	NAGARAJ G R	Nagaraj. GR
58.	CS	NANDINI G R	Nandini
59.	CS	PRAVALIKA	Pravalika.
60.	CS	T M RITHIN	Rithin
61.	CS	V TEJASWINI	V. Tejaswini
62.	CS	YUVARAJ D	Yuvaraj. D
63.	CS	SUHA FATHIMA M J	Suha. M.J

Total Number of Students Present:	63
Number of Students Absent:	00
Total Number of Students:	63
Name & Signature of Invigilator	Pradeep Kumar. V. [Signature]
Name & Signature of Subject In-Charge	Nandini GR [Signature]

11/11/24

Prof. Madhu. K. C
First Year Coordinator

SIM INSTITUTE OF TECHNOLOGY, CHITRADURGA
SUB: Introduction to Electronics & Communication(BESCK104C)

INTERNAL ASSESSMENT REPORT

NAME OF THE FACULTY : NANDINI G R

SECTION/SEMESTER: A /1st SEM B.E.(ODD SEM)

SI NO	USN	Name of the Student				AVG (Best of 2) (25)			AVG (10 MARKS)	QUIZ (15 MARKS)	FINAL MARKS (50 MARKS)	Students Signature
			IA1	IA2	IA3		A1	A2				
1	43M23C8001	ABHINAV N	02	16	11	14	10	10	10	13	37	Abhinav N
2	43M23C8002	ABHISHEK L	03	12	17	15	10	10	10	14	39	Abhishek L
3	43M23C8003	AISHA ABDUL SHUKOOR	23	24	25	25	10	10	10	15	50	Aisha Abdul Shukoor
4	43M23C8005	AKARSHA SAJJAN B	20	18	07	19	10	10	10	15	44	Akarsha Sajjan B
5	43M23C8004	AKASH G	19	24	16	22	10	10	10	15	47	Akash G
6	43M23C8006	AMITH PATIL	11	13	13	13	10	10	10	15	38	Amith Patil
7	43M23C8007	AMITH V	25	25	25	25	10	10	10	15	50	Amith V
8	43M23C8008	AMRUTHA C M	25	22	25	25	10	10	10	15	50	Amrutha C M
9	43M23C8009	ANKITHA J	25	21	22	24	10	10	10	15	49	Ankitha J
10	43M23C8010	ANUSHAR H	25	24	20	25	10	10	10	15	50	Anushar H
11	43M23C8011	ANUSHREEP M	22	23	10	23	10	10	10	15	48	Anushreep M
12	43M23C8012	ARPITHA R	13	19	18	19	10	10	10	15	44	Arpitha R
13	43M23C8014	BHAVANASHREE S	25	22	19	24	10	10	10	14	48	Bhavanashree S
14	43M23C8015	CHAITRA B	25	24	25	25	10	10	10	15	50	Chaitra B
15	43M23C8016	CHAITRA JAGADISH	25	24	25	25	10	10	10	15	50	Chaitra Jagadish
16	43M23C8017	CHAITRA SURESH	18	18	22	20	10	10	10	14	44	Chaitra Suresh
17	43M23C8018	CHANDANA S R	06	11	09	10	10	10	10	15	35	Chandana S R
18	43M23C8019	CHANDANA V	21	16	18	20	10	10	10	14	44	Chandana V
19	43M23C8020	CHIDANANDA G	07	09	19	13	10	10	10	15	38	Chidananda G
20	43M23C8021	CHINMAYEE U	25	25	18	25	10	10	10	14	49	Chinmayee U
21	43M23C8022	CHINMAYI M K	22	15	18	20	10	10	10	14	44	Chinmayi M K
22	43M23C8023	DARSHAN B S	17	17	17	17	10	10	10	14	41	Darshan B S
23	43M23C8024	DARSHAN G P	09	02	23	16	10	10	10	14	40	Darshan G P
24	43M23C8025	DARSHITHA G P	06	02	14	10	10	10	10	14	34	Darshitha G P
25	43M23C8026	DHANUSH H	16	17	12	17	10	10	10	14	41	Dhanush H
26	43M23C8027	DILIP M P	08	07	23	16	10	10	10	15	41	Dilip M P
27	43M23C8028	DIVYA U	18	20	15	19	10	10	10	15	44	Divya U
28	43M23C8029	GR GOWRI	15	09	10	13	10	10	10	14	37	Gr Gowri
29	43M23C8030	GANESH C Y S	14	22	14	18	10	10	10	14	42	Ganesh C Y S

30	48M23C031	GANESH M M	17	22	16	20	10	10	10	14	44	Ganesh M.M
31	48M23C032	GHOUSIYA FATHIMA A	21	15	16	19	10	10	10	14	43	
32	48M23C033	GIRISH KUMAR M	19	18	15	19	10	10	10	15	44	
33	48M23C034	GIRISH PARAGOND	24	08	18	21	10	10	10	15	46	
34	48M23C035	GULAM HUSSAIN	13	07	07	10	10	10	10	15	35	
35	48M23C038	HRUTHIK S	01	14	07	11	10	10	10	15	36	
36	48M23C040	JAYANTH S P	17	24	16	21	10	10	10	15	46	
37	48M23C041	JEEVAN R	18	19	16	19	10	10	10	15	44	
38	48M23C042	K S KISHAN	17	24	20	22	10	10	10	15	47	
39	48M23C043	KARTHIK E HALAGERI	13	12	17	15	10	10	10	14	39	
40	48M23C044	KARTHIK J	22	12	06	17	10	10	10	15	42	
41	48M23C045	KAVANA K	25	24	25	25	10	10	10	15	50	
42	48M23C046	KIRAN JADADARI	25	24	19	25	10	10	10	14	49	
43	48M23C047	KUSUMA M	25	23	25	25	10	10	10	15	50	
44	48M23C048	LAKSHMANA N	14	24	19	22	10	10	10	14	46	
45	48M23C049	MADHURA G M	19	17	02	18	10	10	10	14	42	
46	48M23C050	MANUSHREE M	06	04	16	11	10	10	10	15	36	
47	48M23C051	MEGHA MANJAPPA MOGALI	25	22	22	24	10	10	10	15	49	
48	48M23C052	MEGHANA A B	23	24	25	25	10	10	10	15	50	
49	48M23C053	MEGHANA G S	18	13	13	16	10	10	10	15	41	
50	48M23C054	MINAL R SGOWDA	25	25	25	25	10	10	10	15	50	
51	48M23C055	MOHAMAD MUTHAWAKAL	25	25	25	25	10	10	10	15	50	
52	48M23C056	MOHAMED GHOUSE	19	05	09	14	10	10	10	15	39	
53	48M23C058	MOHAMMED SHAFIQ	13	12	17	15	10	10	10	15	40	
54	48M23C059	MOHAMMED SHREYAN	06	07	13	10	10	10	10	15	35	
55	48M23C060	MUBARAK PASHA	24	13	25	25	10	10	10	15	50	
56	48M23C061	MUTHURAJ J R	02	11	24	18	10	10	10	15	43	
57	48M23C062	NAGARAJ G R	10	12	12	12	10	10	10	15	37	
58	48M23C063	NANDINI GR	20	09	10	15	10	10	10	15	40	
59	48M23C073	PRAVALIKA	25	25	25	25	10	10	10	15	50	
60	48M23C081	T M RITHIN	11	15	14	15	10	10	10	15	40	
61	48M23C081	V TEJASWINI	21	22	19	22	10	10	10	15	47	
62	48M23C081	YUVARAJ D	12	15	09	14	10	10	10	14	38	
63	48M23C096	SUHAFATHIMAM J	25	19	16	22	10	10	10	15	47	


50/210128

SJM INSTITUTE OF TECHNOLOGY, CHITRADURGA
SUB: Introduction to Electronics & Communication(BESCK104C)
INTERNAL ASSESMENT REPORT
NAME OF THE FACULTY : NANDINI G R
SECTION/SEMESTER: B /1st SEM B.E(ODD SEM)

SI NO	USN	Name of the Student				AVG (Best of 2) (25)			AVG (10 MARKS)	QUIZ (15 MARKS)	FINAL MARKS (50 MARKS)	Students Signature
			IA1	IA2	IA3		A1	A2				
1	48M2313013	ASHWINI HIREGOUDRU	24	23	18	24	10	10	10	15	49	<i>[Signature]</i>
2	48M2313036	HARISH P	09	16	19	18	10	10	10	15	43	<i>[Signature]</i>
3	48M2313039	JAYANTH KUMAR	19	10	21	17	10	10	10	15	42	<i>[Signature]</i>
4	48M2313057	MOHAMMED ANAS M	AB	12	14	13	10	10	10	15	38	<i>[Signature]</i>
5	48M2313064	NAVEEN V	25	21	18	23	10	10	10	15	48	<i>[Signature]</i>
6	48M2313065	NIKHIL G	21	11	13	17	10	10	10	15	42	
7	48M2313066	NIRMALA BASAVARAJ MALI	18	23	25	24	10	10	10	15	49	<i>[Signature]</i>
8	48M2313067	NIRMITHA P	17	21	19	20	10	10	10	15	45	<i>[Signature]</i>
9	48M2313068	NIRUPA	06	12	07	10	10	10	10	15	35	
10	48M2313069	NITHYA S	22	16	24	23	10	10	10	15	48	<i>[Signature]</i>
11	48M2313070	PALADUGU TEJASWINI	20	20	25	23	10	10	10	15	48	<i>[Signature]</i>
12	48M2313071	POORNIMA RAJ N	20	10	14	17	10	10	10	15	42	<i>[Signature]</i>
13	48M2313072	PRANAV H ORIGANTI	09	11	16	14	10	10	10	15	39	<i>[Signature]</i>
14	48M2313074	PREETHI V M	21	18	24	23	10	10	10	15	48	<i>[Signature]</i>
15	48M2313075	PRIYANKA P H	12	17	19	18	10	10	10	15	43	<i>[Signature]</i>
16	48M2313076	PRUTHVI P	02	02	23	13	10	10	10	15	38	<i>[Signature]</i>
17	48M2313077	RK SUMANTH	06	08	11	10	10	10	10	15	35	<i>[Signature]</i>
18	48M2313077	RAHUL N	00	00	24	12	10	10	10	13	35	<i>[Signature]</i>
19	48M2313078	RAKSHITHA H	25	25	19	25	10	10	10	15	50	<i>[Signature]</i>
20	48M2313079	RAKSHITHA M H	25	24	13	25	10	10	10	15	50	<i>[Signature]</i>
21	48M2313110	RAMYA V	12	17	16	17	10	10	10	14	41	<i>[Signature]</i>
22	48M231315080	RAMYASHREE S S	20	23	25	24	10	10	10	15	49	<i>[Signature]</i>
23	48M2313091	GIDDAPPANAVAR	07	20	08	14	10	10	10	15	39	<i>[Signature]</i>
24	48M2313072	RUMMAN AHAMED KHAN	25	24	14	25	10	10	10	15	50	<i>[Signature]</i>
25	48M2313037	S HEMA	22	22	13	22	10	10	10	15	47	<i>[Signature]</i>
26	48M2313083	SAHANA G S	25	24	12	25	10	10	10	15	50	<i>[Signature]</i>
27	48M2313084	SANDEEPRAJ S N	19	22	25	24	10	10	10	15	49	<i>[Signature]</i>
28	48M2313085	SHAHAJAN A R	11	AB	20	16	10	10	10	15	41	<i>[Signature]</i>
29	48M2313086	SHAMBHAVI G S	14	14	14	14	10	10	10	15	39	<i>[Signature]</i>

30	43M231087	SHASHANK K G	02	06	20	13	10	10	10	15	38	Shashank K G
31	43M231088	SHREYAS B ACHARYA	25	24	25	25	10	10	10	15	50	Shreyas B Acharya
32	43M231089	SHREYAS RAJ VB	11	18	07	15	10	10	10	15	40	Shreyas Raj VB
33	43M231090	SIDDESH D'S	25	23	25	25	10	10	10	15	50	Siddesh D'S
34	43M231091	SINCHANA PATEL	23	23	17	23	10	10	10	15	48	Sinchana Patel
35	43M231092	SIRISHA D	22	23	17	23	10	10	10	15	48	Sirisha D
36	43M231093	SOMESHA K	11	10	15	19	10	10	10	14	37	Somesha K
37	43M231094	SPANDANA K P	17	18	16	18	10	10	10	15	43	Spandana K P
38	43M231095	SUCHITRA H	25	22	25	25	10	10	10	15	50	Suchitra H
39	43M231096	SUMERIYA N	18	22	17	20	10	10	10	14	44	Sumeriya N
40	43M231097	SUSHMITHA H	21	23	22	23	10	10	10	15	48	Sushmitha H
41	43M231098	SURAGIMATH	19	24	15	22	10	10	10	15	47	Suragimath
42	43M231099	SYED ABDULLA S	18	18	11	18	10	10	10	15	43	Syed Abdulla S
43	43M231100	SYED AQEEB AHAMAD	23	22	19	23	10	10	10	15	48	Syed Aqeeb Ahamad
44	43M231101	SYEDA NAAZ Z	21	16	19	20	10	10	10	15	45	Syeda Naaz Z
45	43M231102	T RAKSHITHA	16	22	10	19	10	10	10	15	44	T Rakshitha
46		RAHAMAN					10	10	10			
47	43M231103	TARUN KUMAR S	22	19	19	21	10	10	10	15	46	Tarun S
48	43M231104	THARA R	14	22	19	21	10	10	10	15	46	Thara R
49	43M231105	UMMAR FARUKH	19	19	17	19	10	10	10	15	44	Ummar Farukh
50	43M231106	VAISHNAVI R	24	21	16	23	10	10	10	15	48	Vaishnavi R
51	43M231107	VAMSHI M R	18	19	12	16	10	10	10	15	41	Vamshi M R
52	43M231108	VAMSHI R	19	17	00	18	10	10	10	15	43	Vamshi R
53	43M231109	VIDYASHREE R	19	20	19	20	10	10	10	15	45	Vidyaashree R
54	43M231110	VIKAS	25	18	22	24	10	10	10	15	49	Vikas
55	43M231111	VIKAS R RATHOD	22	20	12	21	10	10	10	15	46	Vikas R Rathod
56	43M231112	YASHASWINI LM	07	12	12	12	10	10	10	15	37	Yashaswini LM
57	43M231113	YASHASWINI SJ	24	23	18	24	10	10	10	15	49	Yashaswini SJ
58	43M231114	ULLAS N	23	24	13	24	10	10	10	15	49	Ullas N

59 43M231115 Supriya G.N


Signature of the faculty


Signature of the HOD

Supriya G.N

CBCS SCHEME

BESCK104C/BESCKC104

USN

--	--	--	--	--	--	--	--	--	--

First Semester B.E./B.Tech. Degree Examination, June/July 2023 Introduction to Electronics and Communication

Time: 3 hrs.

Max. Marks: 100

- Note: 1. Answer any FIVE full questions, choosing ONE full question from each module.
2. M : Marks, L: Bloom's level, C: Course outcomes.
3. Assume any missing data suitably.*

Module - 1		M	L	C
Q.1	a. Describe the DC power supply with the help of block diagram.	7	L2	CO1
	b. Explain Full-wave Rectifier with necessary circuit diagrams and waveforms.	8	L2	CO1
	c. Describe the terms : Gain, Input Resistance, Band width of Amplifier.	5	L2	CO1
OR				
Q.2	a. Describe Half-wave rectifier with circuit diagrams and waveforms.	8	L2	CO1
	b. Classify different types of Amplifier.	8	L2	CO1
	c. An amplifier produces an output voltage of 2V for an input of 50 mV. If the input and output currents are 4 mA and 200 mA respectively, determine (i) The voltage gain (ii) The current gain (iii) The power gain.	4	L3	CO1
Module - 2				
Q.3	a. What are characteristics of an ideal operational amplifier?	6	L2	CO2
	b. Explain a differentiator circuit with waveforms and circuit diagrams.	7	L2	CO2
	c. Describe wein bridge oscillator with circuit diagram and formulas for frequency of oscillations.	7	L2	CO2
OR				
Q.4	a. Explain the following terms with reference to Operational Amplifiers. (i) Open loop voltage gain (ii) Input Resistance (iii) Input offset voltage (iv) Slew Rate	8	L2	CO2
	b. Describe three basic configurations for operational Amplifiers.	8	L2	CO2
	c. Determine the frequency of oscillations of a 3-stage ladder network oscillator in which C = 10 nF and R = 10 k Ω .	4	L3	CO2
Module - 3				
Q.5	a. Perform the following operations: (i) 1101 - 0101 using 2's complement method (ii) 0110 - 0010 using 2's complement method (iii) 924 - 126 using 9's complement method (iv) 265 - 424 using 10's complement method	8	L3	CO3
	b. Simplify the following expressions using Boolean algebra: (i) $\overline{ABC} + ABC + AB$ (ii) $A + BC + B$	7	L3	CO3
	c. Design a Half Adder circuit with necessary logic diagram and expressions.	5	L2	CO3
OR				
Q.6	a. Expression the Boolean function $F = A + \overline{BC}$ in a sum of minterms form.	6	L3	CO3
	b. Express the Boolean function $F = xy + xz$ in product of maxterms form.	6	L3	CO3
	c. Design a Full adder circuit using two Half adders.	8	L3	CO3

BESCK104C/BESCKC104

Module – 4					
Q.7	a.	Compare Embedded System with General computing system.	7	L2	CO4
	b.	Explain element of an embedded system with the help of a block diagram.	8	L2	CO4
	c.	Explain major application areas of Embedded System.	5	L2	CO4
OR					
Q.8	a.	Compare Microprocessors and Microcontrollers.	6	L2	CO4
	b.	Compare RISC and CISC processors.	6	L2	CO4
	c.	Explain working of a 7 segment LED with necessary diagrams.	8	L2	CO4
Module – 5					
Q.9	a.	Describe communication system with the help of a block diagram.	8	L2	CO5
	b.	Define Noise. Derive the expression for signal to Noise Ratio (SNR) in decibels (dB)	7	L2	CO5
	c.	What are advantages of Digital communication over Analog Communication	5	L2	CO5
OR					
Q.10	a.	Explain Amplitude Modulation (AM) with necessary waveforms.	7	L2	CO5
	b.	What are different types Radio Wave propagation. Describe each type in detail.	8	L2	CO5
	c.	Describe various multiple access techniques used in communication systems.	5	L2	CO5


S J M INSTITUTE OF TECHNOLOGY(Recognized by AICTE, New Delhi and Affiliated to Visvesvaraya Technological University, Belagavi)
NH-4 Bypass, P.B.No:73, CHITRADURGA -577502, Karnataka State**Assignment - I**

Department: Electronics & Communication			Name of the faculty: Nandini G R
Course Title: Introduction to Electronics & Communication			Course Code : BESCK104C
Semester : I	Section: A& B	Date of assignment:25/10/2023	Last date for submission:3/11/2023

Q.No.	QUESTIONS	Marks	CL	CO	PO
1	Draw the block diagram of DC power supply and explain the individual blocks.	10	U	22C104.1	1,6
2	With a neat circuit diagram and waveform. Explain the working operation of a half wave rectifier.	10	U	22C104.1	1,2,3,6
3	With a neat circuit diagram and waveform. Explain the working operation of a full wave rectifier.	10	U	22C104.1	1,2,3,6
4	With a neat circuit diagram and waveform. Explain the working operation of a full wave bridge rectifier.	10	U	22C104.1	1,2,3,6
5	Draw the circuit diagram of voltage regulation and explain the operation.	10	U	22C104.1	1,2,3,5
6	Describe the working of a capacitor filter for a half wave rectifier with a neat circuit diagram and necessary waveforms.	10	U	22C104.1	2,5
7	Describe the working of a capacitor filter for a full wave rectifier with a neat circuit diagram and necessary waveforms.	10	U	22C104.1	2,5
8	a) An amplifier produces an output voltage of 2V for an input of 50mV. If the input and output currents in this condition are 4mA and 200mA respectively. Find: i) The voltage gain ii) The current gain iii) The power gain. b) A 5V zener diode has a maximum rated power dissipation of 500 mW. If the diode is to be used in a simple regulator circuit to supply a regulated 5V to a load having a resistance of 400 Ω , determine a suitable value of series resistor for operation in conjunction with a supply of 9V.	10	Ap	22C104.1	1,2,5,6 1,2,3,5
9	Discuss briefly a negative feedback amplifier with block diagram and Derive for Voltage gain.	10	U	22C104.1	1,2,3,5
10	Draw the circuit diagram of voltage doubler and voltage tripler and explain the working operation.	10	U	22C104.1	1,2,5,6

(CL) Cognitive Level

(R): Remembering, (U): Understanding, (Ap): Apply, (A): Analysis, (E): Evaluation, (C): Creation.

COURSE OUTCOMES (COs) COVERED**CO1: Describe the concepts of electronic circuits encompassing power supplies, amplifiers and oscillators**

Academic Coordinator
(Prof.Nandini G R)

H.O.D
(Dr.Siddesh K.B)



SJM Vidyapeetha®

S J M INSTITUTE OF TECHNOLOGY(Recognized by AICTE, New Delhi and Affiliated to Visvesvaraya Technological University, Belagavi)
NH-4 Bypass, P.B.No:73, CHITRADURGA -577502, Karnataka State**Assignment -II**

Department: Electronics & Communication Engineering		Name of the faculty: Nandini G R	
Course Title: Introduction to Electronics & Communication		Course Code :BESCK104C	
Semester :I	Section: A& B	Date of assignment:01/12/2023	Last date for submission:15/12/2023

Q.No.	QUESTIONS	Marks	CL	CO	PO
1	What is Op-Amp? What are the characteristics of an ideal operational amplifier?	05	U	22C104.2	1,2,3,5
2	Explain the following terms with reference to Operational Amplifiers. (i) Open loop voltage gain (ii) Closed loop voltage gain (iii) Input resistance (iv) Output resistance (v) Input offset voltage (vi) Slew rate	05	U	22C104.2	1,2,3,6
3	Describe the three basic configurations for operational amplifier.	05	U	22C104.2	1,2,3,6
4	Explain a differentiator circuit with waveforms and circuit diagrams.	05	U	22C104.2	1,3,5,6
5	Explain a integrator circuit with waveforms and circuit diagrams.	05	U	22C104.2	1,3,5,6
6	Sketch the circuits of each of the following based on the use of Op-Amp along with input and output waveforms: (i) Summing Amplifier (ii) Voltage follower (iii) Comparator	05	U	22C104.2	1,3,5,6
7	Describe wein bridge oscillator with circuit diagram and formulas for frequency of oscillations.	05	U	22C104.2	1,2,3,5
8	Explain the operation of three- stage ladder RC Network Oscillator with neat circuit diagram.	05	U	22C104.2	1,2,3,5
9	Determine the frequency of oscillations of a 3-stage ladder network oscillator in which $C=10\text{nF}$ and $R=10\text{k}\Omega$.	05	Ap	22C104.2	1,2,3,5
10	Explain the Barkhausen criteria for Oscillations. In wein bridge oscillator if $C1=C2=100\text{nF}$, determine the frequency of oscillations when $R1=R2=1\text{k}\Omega$	05	Ap	22C104.2	1,2,3,5
11	Explain the operation of Single stage Astable multivibrator with its circuit diagram.	05	U	22C104.2	1,2,3,5
12	Convert the following: (i) $(1AD.E0)_{16}=?_{10}$ (ii) $(37.625)_{10}=?_{2}$ (iii) $(110100111001.110)_2=?_{8}$	05	Ap	22C104.3	1,2,3,5



SJM Vidyapeetha®

S J M INSTITUTE OF TECHNOLOGY(Recognized by AICTE, New Delhi and Affiliated to Visvesvaraya Technological University, Belagavi)
NH-4 Bypass, P.B.No:73, CHITRADURGA -577502, Karnataka State**Assignment -II**

	(iv) $(345.AB)_{16}=(?)_2$ (v) $(1101.1)_2=(?)_{10}$ (vi) $(186.75)_{10}=(?)_2$ (vii) $(0110110111.1101)_2=(?)_8$ (viii) $(64.73)_8=(?)_{16}$ (ix) $(AC.DB)_{16}=(?)_2$ (x) $(426.21)_8=(?)_{10}$				
13	Perform the following operations: (i) 1101-0101 using 1's complement method. (ii) 0110-0010 using 2's complement method. (iii) 924-126 using 9's complement method. (iv) 265-424 using 10's complement method. (v) 1010100-1000100 using 1's complement method. (vi) 1010100-1000100 using 2's complement method. (vii) 4456-34234 using 9's complement method. (viii) 4456-34234 using 10's complement method.	05	Ap	22C104.3	1,2,3,5
14	State and prove De-Morgan's theorems with its truth table.	05	U	22C104.3	1,2,3,9
15	Implement full adder circuit with its truth table and write the expressions for sum and carry.	05	Ap	22C104.3	1,3,5,9
16	Design a Half Adder circuit with necessary logic diagram and expressions.	05	Ap	22C104.3	1,3,5,9
17	Design a Full adder circuit using two Half adders.	05	Ap	22C104.3	1,3,5,9
18	Express the Boolean function $F = A + \bar{B}C$ in a sum of minterms form.	05	Ap	22C104.3	1,2,3,5,9
19	Express the Boolean function $F = XY + \bar{X}Z$ in a product of maxterms form.	05	Ap	22C104.3	1,3,5,9
20	Simplify the following expressions using Boolean algebra: (i) $\bar{A}BC + AB\bar{C} + AB$ (ii) $A + BC + B$	05	Ap	22C104.3	1,3,5,9

(CL) Cognitive Level

(R): Remembering, (U): Understanding, (Ap): Apply, (A): Analysis, (E): Evaluation, (C): Creation.

COURSE OUTCOMES (COs) COVERED**22C104.1: Describe the concepts of electronic circuits encompassing power supplies and amplifiers .****22C104.2: Describe the concepts of Oscillators and Operational amplifiers.**



SJM Vidyapeetha

S J M INSTITUTE OF TECHNOLOGY

(Recognized by AICTE, New Delhi and Affiliated to Visvesvaraya Technological University, Belagavi)

NH-4 Bypass, P.B.No:73, CHITRADURGA -577502, Karnataka State

Assignment -II




22C104.3: Develop competence knowledge to construct basic digital circuits by make use of basic gate and its function.

22C104.4: Discuss the characteristics and technological advances of embedded systems.


22C104.5 Explain the different modes of communication from wired to wireless and the computing involved


Academic Coordinator
(Prof.Nandini G R)


H.O.D
(Dr.Siddesh K.B)



SJM Vidyapeetha®

S JM INSTITUTE OF TECHNOLOGY(Recognized by AICTE, New Delhi and Affiliated to Visvesvaraya Technological University, Belagavi)
NH-4 Bypass, P.B.No:73, CHITRADURGA-577502, Karnataka State

NAAC Accredited with B++

Assignment 1 submission report

Name of the Faculty: NANDINI G R		Department: E&CE	
Subject Name: Introduction to Electronics and Communication		Semester: 1 st	Section: A
Subject Code: BESCK104C		Date of assignment: 25/10/2023	Last date for submission: 3/11/2023

Sl No	BRANCH	NAME OF THE STUDENT	Marks	Signature
1.	CS	ABHINAIK N	10	Abhinav N
2.	CS	ABHISHEK L	10	Abhishek L
3.	CS	AISHA ABDUL SHUKOOR	10	Aisha S
4.	CS	AKARSHA SAJJAN B	10	Akarsha B
5.	CS	AKASH G	10	Akash G
6.	CS	AMITH PATIL	10	Amith P
7.	CS	AMITH V	10	Amith V
8.	CS	AMRUTHA C M	10	Amrutha C.M.
9.	CS	ANKITHA J	10	Ankitha J
10.	CS	ANUSHAR H	10	Anushar H
11.	CS	ANUSHREEP M	10	Anushreep M
12.	CS	ARPITHA R	10	Arpitha R.
13.	CS	BHAVANASHREE S	10	Bhavana S
14.	CS	CHAITRA B	10	Chaitra B
15.	CS	CHAITRA JAGADISH BADEGONDRA	10	Chaitra B
16.	CS	CHAITRA SURESH ARIKATTE	10	Chaitra S
17.	CS	CHANDANA S R	10	Chandana S R
18.	CS	CHANDANA V	10	Chandana V
19.	CS	CHIDANANDA G	10	Chidananda G
20.	CS	CHINMAYEE U	10	Chinmayee U
21.	CS	CHINMAYI M K	10	Chinmayi M K
22.	CS	DARSHAN B S	10	Darshan B S
23.	CS	DARSHAN G P	10	Darshan G P
24.	CS	DARSHITHA G P	10	Darshitha G P
25.	CS	DHANUSH H	10	Dhanush H
26.	CS	DILIP M P	10	Dilip M P
27.	CS	DIVYA U	10	Divya U
28.	CS	G R GOWRI	10	Gowri B.R
29.	CS	GANESH C Y S	10	Ganesh C Y S
30.	CS	GANESH M M	10	Ganesh M.M
31.	CS	GHOUSIYA FATHIMA A	10	Ghousiya A
32.	CS	GIRISH KUMAR M	10	Girish M
33.	CS	GIRISH PARAGOND KAMATAGI	10	Girish K
34.	CS	GULAM HUSSAIN	10	Gulam H
35.	CS	HRUTHIK S	10	HRuthik S



36.	CS	JAYANTH S P	10	Jayant
37.	CS	JEEVAN R	10	Jeevan
38.	CS	K S KISHAN	10	K.S. Kishan
39.	CS	KARTHIK E HALAGERI	10	Karthik E
40.	CS	KARTHIK J	10	Karthik J
41.	CS	KAVANA K	10	Kavana K.
42.	CS	KIRAN JADADARI	10	Kiran
43.	CS	KUSUMA M	10	Kusuma M
44.	CS	LAKSHMANA N	10	Lakshman
45.	CS	MADHURA GM	10	Madhura GM
46.	CS	MANUSHREE M	10	Manushree
47.	CS	MEGHA MANJAPPA MOGALI	10	Megha
48.	CS	MEGHANA A B	10	Meghana AB
49.	CS	MEGHANA G S	10	Meghana GS
50.	CS	MINAL R SGOWDA	10	Minal R.S Gowda
51.	CS	MOHAMAD MUTHAWAKAL G	10	Mohamad
52.	CS	MOHAMED GHOUSE	10	Mohamed
53.	CS	MOHAMMED SHAFIQ	10	Mohammed
54.	CS	MOHAMMED SHREYAN	10	Mohammed
55.	CS	MUBARAK PASHA	10	Mubarak
56.	CS	MUTHURAJ J R	10	Muthuraj
57.	CS	NAGARAJ G R	10	Nagaraj GR
58.	CS	NANDINI G R	10	Nandini
59.	CS	PRAVALIKA	10	Pravalika
60.	CS	T M RITHIN	10	Rathin
61.	CS	V TEJASWINI	10	V. Tejaswini
62.	CS	YUVARAJ D	10	Yuvaraj D
63.	CS	SUHAFATHIMAM J	10	Suhafathimam J


Signature of the faculty


Signature of the H.O.D



SJM Vidyapeetha®

SJM INSTITUTE OF TECHNOLOGY(Recognized by AICTE, New Delhi and Affiliated to Visvesvaraya Technological University, Belagavi)
NH-4 Bypass, P.B.No:73, CHITRADURGA-577502, Karnataka State

NAAC Accredited with B++

Assignment 1 submission report

Name of the Faculty: NANDINI G R		Department: E&CE	
Subject Name: Introduction to Electronics and Communication		Semester: 1 st	Section: B
Subject Code: BESCK104C		Date of assignment: 25/10/2023	Last date for submission: 03/11/2023

Sl No	BRANCH	NAME OF THE STUDENT	Marks	Signature
1.	CS	ASHWINI HIREGOUDRU	10	Ashwini H
2.	CS	HARISH P	10	Harish P
3.	CS	JAYANTH KUMAR	10	Jayanth K
4.	CS	MOHAMMED ANAS M	10	Anas M
5.	CS	NAVEEN V	10	Naveen V
6.	CS	NIKHIL G	10	Nikhil G
7.	CS	NIRMALA BASAVARAJ MALI	10	Nirmala
8.	CS	NIRMITHA P	10	Nirmitha P
9.	CS	NIRUP A	10	Nirup A
10.	CS	NITHYA S	10	Nithya S
11.	CS	PALADUGU TEJASWINI	10	Tejaswini
12.	CS	POORNIMA RAJ N	10	Poornima R
13.	CS	PRANAV H ORIGANTI	10	Pranav H
14.	CS	PREETHI V M	10	Preethi V M
15.	CS	PRIYANKA P H	10	Priyanka P H
16.	CS	PRUTHVI P	10	Pruthvi P
17.	CS	R K SUMANTH	10	R K Sumanth
18.	CS	RAHUL N	10	Rahul N
19.	CS	RAKSHITHA H	10	Rakshitha H
20.	CS	RAKSHITHA M H	10	Rakshitha M H
21.	CS	RAMYA V	10	Ramyav
22.	CS	RAMYASHREE S S	10	Ramyashree S S
23.	CS	ROHITH RAJU GIDDAPPANAVAR	10	Rohith R G
24.	CS	RUMMAN AHAMED KHAN	10	Rumman A K
25.	CS	S HEMA	10	Hema S
26.	CS	SAHANA G S	10	Sahana G S
27.	CS	SANDEEPRAJ S N	10	Sandeepraj S N
28.	CS	SHAHAJAN A R	10	Shahajan A R
29.	CS	SHAMBHAVI G S	10	Shambhavi G S
30.	CS	SHASHANK K G	10	Shashank K G
31.	CS	SHREYAS B ACHARYA	10	Shreyas B A
32.	CS	SHREYAS RAJ V B	10	Shreyas R V B
33.	CS	SIDDESH D S	10	Siddesh D S
34.	CS	SINCHANA PATEL	10	Sinchana P
35.	CS	SIRISHA D	10	Sirisha D



SJM Vidyapeetha®

SJM INSTITUTE OF TECHNOLOGY

(Recognized by AICTE, New Delhi and Affiliated to Visvesvaraya Technological University, Belagavi)
NH-4 Bypass, P.B.No:73, CHITRADURGA-577502, Karnataka State



NAAC Accredited with B++

Somesha K

36.	CS	SOMESHA K	10	Somesha K
37.	CS	SPANDANA K P	10	Spandana K P
38.	CS	SUCHITRA H	10	Suchitra H
39.	CS	SUMERIYA N	10	Sumeriya N
40.	CS	SUSHMITHA H	10	Sushmitha H
41.	CS	SWATHI SHANMUKHA SURAGIMATH	10	Swathi
42.	CS	SYED ABDULLA S	10	Syed Abdulla S
43.	CS	SYED AQEEB AHAMAD	10	Aqeeb
44.	CS	SYEDA NAAZ Z	10	Naaaz
45.	CS	T RAKSHITHA	10	Rakshitha
46.	CS	TAJ MOHAMMED WASI UR RAHAMAN	10	
47.	CS	TARUN KUMAR S	10	Tarun-S
48.	CS	THARA R	10	Thara R
49.	CS	UMMAR FARUKH	10	Ummar Farukh
50.	CS	VAISHNAVI R	10	Vaishnavi R
51.	CS	VAMSHI M R	10	Vamshi M R
52.	CS	VAMSHI R	10	Vamshi R
53.	CS	VIDYASHREE R	10	Vidya Ashree R
54.	CS	VIKAS	10	Vikas
55.	CS	VIKAS R RATHOD	10	Vikas
56.	CS	YASHASWINI L M	10	Yashaswini L M
57.	CS	YASHASWINI S J	10	Yashaswini S J
58.	CS	ULLAS N	10	Ullas N

59 CS Supriya G N

Supriya G N


Signature of the faculty


Signature of the H.O.D

SJM Vidyapeetha®

S. J. M INSTITUTE OF TECHNOLOGY

DEPARTMENT OF ELECTRONICS AND COMMUNICATION

ENGINEERING

P.B. No. 73,NH4 By-pass, Chitradurga -577502

Assignment-1

on

"INTRODUCTION TO ELECTRONICS AND COMMUNICATION"

(Subject Code: BESCK104C)

Submitted To

Prof. Nandini G R B.E., M.Tech.
Asst. Professor, Dept. of E&CE,
S.J.M.I.T, Chitradurga.

Name of the Student: *Mohamad Muthawakil G*
Subject: Introduction to Electronics and Communication
Subject Code: BESCK104C

USN:
Semester: I
Section: A

INDEX

Assignments	Submission Date	Assignment Topics	Page No	Faculty Signature	Remarks
Assignment-1	06/11/2023	Power Supplies and Amplifiers	16	<i>[Signature]</i>	<i>Good</i>
Assignment Marks				10	

[Signature]
Faculty Signature

1. Draw the block diagram of DC power supply and explain the individual blocks.

Stepdown transformer :

It is a device that has two coil windings: primary and secondary used to convert a high AC voltage to required low AC voltage.


Rectifier :

It is a device has one or more diodes, converts secondary AC voltage to pulsating DC.


Smoothing Filter :

It is a circuit used to remove fluctuation present in rectifier output. Example: capacitor filters, π filters, etc

Voltage Regulator: It is a circuit which provides constant DC output voltage irrespective of change in load current or changes in input voltages.




Step-down transformer is made of iron core, fed by AC. Rectifier output is applied to high value capacitor to minimize ripples. Capacitor filter charges as the rectifier output voltage increases until its value. When the voltage value reduces, it discharges gradually through the regulator. Finally, a series transistor regulator and zener diode provides a constant output DC voltage.




2. With neat circuit diagram and waveform, explain the working operation of half wave rectifier.


Semiconductor diodes are commonly used to convert AC to DC, they are referred to as rectifiers. The simplest form of rectifier circuit makes use of single diode and since it operates on only either positive or negative half-cycles of the supply, it is known as a half-wave rectifier.



during positive half cycle



During positive half cycle terminal A become positive with respect to terminal B. The diode is forward biased and will efficiently behave like a closed switch and the current flows in the circuit in the clockwise direction. This current is also flowing through the load resistor R_L .



During negative half cycle when terminal A is negative with respect to terminal B, diode become reverse biased causing the diode act like an open switch. Hence no-current flows in the circuit.




fig: Waveform of Half-Wave Rectifier

3. Write a neat circuit diagram and waveform. Explain the working operation of a full wave rectifier






fig: full wave rectifier

To increase efficiency full wave rectifier is used. It contains two diodes one is connected to positive side and another is connected to negative side.




On positive half cycle terminal A become positive with respect to terminal B. Diode D_1 become forward bias and D_1 will allow conduction. D_2 will not allow conduction. The current flows through load R_L



On Negative half cycles, point B will be positive with respect to point A. Diode D_2 become forward bias and D_2 conduct current act as closed switch diode D_1 does not conduct current. The current flows in clockwise direction which moves from load resistor R_L .

The total current $i_L = i_{d1} + i_{d2}$



4. Write a neat circuit diagram and waveform explain the working of full-wave bridge rectifier







fig: full wave - bridge rectifier



On positive half cycles, point A will be positive with respect to terminal B. The current will be conducted at diode D_1 and D_2 while diode D_3 and D_4 will not allow conduction.




On negative half cycles, point B will be positive with respect to point A. In this condition D_3 and D_4 will allow conduction while D_1 and D_2 will not allow conduction.



5. Draw the circuit diagram of voltage regulation and explain the operation

Voltage regulator is a device which output voltage is maintained constant regardless of change in input voltage.

Case 1: By varying load and keeping Input constant



The fig show zener regulator under varying load

The input voltage is constant while the load resistor R_L is variable


As V_{in} is constant and $V_o = V_Z$ is constant

$$I = \frac{V_{in} - V_Z}{R}, \text{ constant } I_L + I_Z$$

Now if R_L decreases so I_L increase, to keep I constant I_Z decreases. But as long as it is in between I_{Zmin} & I_{Zmax} . Output voltage V_Z will be constant

Similarly if R_L increase so I_L decrease, to keep I constant I_Z increases. But as long as it is in between I_{Zmin} & I_{Zmax} . Output voltage V_o will be constant

base: By varying Input voltage



This fig shows a zener regulator under varying input voltage condition

It can be seen that the output is


$$V_o = V_Z \text{ is constant}$$

$$\therefore I_L = \frac{V_o}{R_L} = \frac{V_Z}{R_L} = \text{constant}$$

Now V_{in} increases, then the total current I increase. But I_L is constant as V_Z is constant. Hence the current I_Z increases to keep I_L constant

But as long as I_Z is between I_{Zmin} and I_{Zmax} , the V_Z i.e., output voltage V_o is constant

6. Describe the working of a capacitor filter for a half wave rectifier with a neat circuit diagram and necessary waveform



Smoothing circuit is a capacitor filter C_1 connected in parallel to the load R_L . It is used to remove fluctuation present in rectifier output.

During +ve half cycle of secondary voltage, diode is forward biased, C_1 charges as the rectifier output voltage increase to its peak value

When the rectifier voltage starts to decrease, C_1 discharges slowly


$$\text{Charging time of } C_1 = R_{series} \times C_1$$

$$\text{Discharging time of } C_1 = R_L \times C_1$$

Now V_{in} increases, then the total current I increase. But I_Z is constant as V_Z is constant. Hence the current I_Z increases to keep I_Z constant

But as long as I_Z is between I_{Zmin} and I_{Zmax} , the V_Z i.e., output voltage V_o is constant

6. Describe the working of a capacitor filter for a half wave rectifier with neat circuit diagram and necessary waveform




Smoothing circuit is a capacitor filter C_1 connected in parallel to the load R_L . It is used to remove fluctuation present in rectifier output.

During +ve half cycle of secondary voltage, diode is forward biased, C_1 charges as the rectifier output voltage increase to its peak value

When the rectifier voltage starts to decrease, C_1 discharges slowly


$$\text{Charging time of } C_1 = R_{series} \times C_1$$

$$\text{Discharging time of } C_1 = R_L \times C_1$$



Waveform of Half wave rectifier with C-filter

7. Describe the working of capacitor filter of full wave rectifier with a neat circuit diagram and necessary waveform




Two diodes D_1 and D_2 are used in this circuit. They feed a common load resistor R_L , with the help of centre tapped transformer

When diode D_1 conduct, C_1 charges to the peak value of +ve half cycle. When diode D_2 is in non conducting state, C_1 discharges slowly through the load R_L . Similarly when diode D_2 conduct, C_1 charges to the peak value of -ve half cycle and C_1 starts to discharge during diode D_1 non-conducting state

$$\text{Charging time of } C_1 = R_{\text{series}} \times C_1$$

$$\text{Discharging time of } C_1 = R_L \times C_1$$



8. (a) An amplifier produces an output voltage of 2V for an input of $50 \times 10^{-3} \text{ V}$. If input and output currents in this condition are respectively 4 mA and 200 mA, determine (i) A_V (ii) A_I (iii) A_P

(b) A 5V zener diode has a maximum rated power dissipation of 500 mW. If the diode is to be used in simple regulator circuit to supply a regulated 5V to a load having a resistance of 400Ω , determine a suitable value of series resistor for operation in conjunction with a supply of 9V.

$$\textcircled{a} \textcircled{i} A_V = \frac{V_{out}}{V_{in}} \Rightarrow \frac{2}{5 \times 10^{-3}}$$

$$A_V = \underline{\underline{40}}$$

$$\textcircled{ii} A_I = \frac{I_{out}}{I_{in}} \Rightarrow \frac{200 \times 10^{-3}}{4 \times 10^{-3}}$$

$$A_I = \underline{\underline{50}}$$

$$\textcircled{iii} A_P = \frac{P_{out}}{P_{in}} = \frac{2}{50 \times 10^{-3}} \times \frac{4 \times 200 \times 10^{-3}}{4 \times 10^{-3}}$$

$$A_P = \underline{\underline{2000}}$$

$$\textcircled{b} R_{Smin} = \left(\frac{V_{in} V_2 - V_2^2}{P_{2max}} \right)$$

$$R_{Smin} = \frac{9 \times 5 - 25}{500 \times 10^{-3}}$$

$$R_{Smin} = \underline{\underline{40 \Omega}}$$

$$R_{Smax} = R_L \left(\frac{V_{in}}{V_2} - 1 \right)$$

$$R_{Smax} = 400 \left(\frac{9}{5} - 1 \right)$$

$$R_{Smax} = \underline{\underline{320 \Omega}}$$

Hence suitable value of R_S is between 40Ω and 320Ω

The value of R_S is roughly 150 Ω

9. Discuss briefly a negative feedback amplifier with block diagram and derive Voltage gain

Practical amplifiers use negative feedback in order to precisely control gain and improve bandwidth. The gain can be reduced to a manageable value by feeding back a small proportion of output. The feedback has the effect of reducing the overall gain of circuit, this form of the feedback is known as negative feedback.




fig: Amplifier with negative feedback

Gain of Amplifier with feedback : $A_V = \frac{V_o}{V_s} \rightarrow \textcircled{1}$

$$V_{in} = V_s - V_f$$

$$V_{in} = V_s = \beta V_o \rightarrow \textcircled{2}$$

Gain of Amplifier without feedback : $A_V = \frac{V_o}{V_{in}}$

$$V_o = A V_{in}$$

$$V_o = A (V_s - \beta V_o)$$

$$V_o = A V_s - A \beta V_o$$

$$V_o + ABV_o = AV_s$$

$$V_o (1 + AB) = AV_s$$

$$\frac{V_o}{V_s} = \frac{A}{1 + AB}$$

$$A_v = \frac{A}{1 + AB}$$

10. Draw the circuit diagram of voltage doubler and tripler and explain the working operation

A voltage doubler using this technique. In this arrangement C_1 will charge to the positive peak secondary voltage while C_2 will charge to the negative peak secondary voltage. Since the output is taken from C_1 and C_2 connected in series the resulting output voltage is twice that produced by one diode alone





fig: Voltage doubler.

The voltage doubler can be extended to produce higher voltages using the cascade arrangement. Here C_1 charges to the positive peak secondary voltage, while C_2 and C_3 charge to twice the positive peak of secondary voltage. The result is that the output voltage is the sum of the voltages across C_1 and C_3 which is three times the voltage that would be produced by a single diode.



$\frac{D}{10}$



SJM Vidyapeetha®

SJM INSTITUTE OF TECHNOLOGY

(Recognized by AICTE, New Delhi and Affiliated to Visvesvaraya Technological University, Belagavi)
NH-4 Bypass, P.B.No:73, CHITRADURGA -577502, Karnataka State
NAAC Accredited with B++ Grade




DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Sub: Introduction to Electronics and communication
Sub Code: BESCK104C
Max Marks: 15

Date: 29\12\2023

- _____ are used to convert Alternating Current(AC) to Direct Current(DC)
a. Transistor b. Inductors c. Diodes d. Transformers
- In reservoir/smoothing circuits of rectifiers _____ is used as filter.
a. Transistor b. Capacitor c. Diodes d. Transformers
- A component that ensures a steady constant voltage supply through all operational conditions is called as _____
a. Rectifier b. Amplifier c. Oscillator d. Voltage Regulators
- The positive(+) input in an opamp is referred as _____
a. Non Inverting Input b. Inverting Input c. Differential input d. Active input
- Device that generates continuous train of pulses is called _____
a. Astable Multivibrator b. Monostable Multivibrator c. Bistable Multivibrator d. Crystal Oscillator
- The symbol shown below represents a _____



- a. AND gate b. NOR gate c. OR gate d. NAND gate
- _____ is the adder which adds three inputs and produces two outputs. The first two inputs are A and B and the third input is an input carry as C-IN.
a. Half Adder b. Full Adder c. Summing Amplifier d. Multiplexer
- A _____ is a type of digital circuit using a cascade of flip-flops where the output of one flip-flop is connected to the input of the next
a. Multiplexer b. Decoder c. Shift Register d. Counter
- An electronic/electromechanical system designed to perform a Specific function and is a combination of both hardware and firmware is called as an _____

- a. Communication system b. Embedded system c. Computing system d. Control system
10. A _____ is a silicon chip representing a central processing unit (CPU), which is capable of performing arithmetic as well as logical operations according to a pre-defined set of instructions, which is specific to the manufacturer.
- a. Microprocessor b. Microcontroller c. ROM d. Both a & b
11. _____ are devices which convert energy in the form into an equivalent electrical signal, or vice versa.
- a. Decoders b. Flipflops c. Transducers d. Amplifiers
12. _____ is a form of transducer device (mechanical or electrical) which converts signals to corresponding physical action (motion).
- a. Actuator b. Sensor c. Multivibrator d. Transducer
13. When a PN junction is forward biased
- a. Depletion region decreases
b. Minority carriers are not affected
c. Holes and Electrons moves away from the junction
d. All of the above
14. Modulation is done in
- a. Receiver b. Transmitter c. Between Transmitter and Receiver d. None of the Above
15. Which option below lists the type of signal denoted by a sine wave?
- a. Linear b. Digital c. Static. d. Analog


Academic Coordinator
(Prof. Nandini G R)


H.O.D
(Dr. Siddesh K.B)



SJM Vidyapeetha®

S JM INSTITUTE OF TECHNOLOGY(Recognized by AICTE, New Delhi and Affiliated to Visvesvaraya Technological University, Belagavi)
NH-4 Bypass, P.B.No:73, CHITRADURGA-577502, Karnataka State

NAAC Accredited with B++

Quiz Attendance

Name of the Faculty: NANDINI G R		Department: E&CE	
Subject Name: Introduction to Electronics and Communication		Semester: 1 st	Section: A
Subject Code: BESCK104C		Date: 29/12/2023	Time: 10:11AM

Sl No	BRANCH	NAME OF THE STUDENT	Marks	Signature
1.	CS	ABHINAIK N	13	<i>Abhinai N</i>
2.	CS	ABHISHEK L	14	<i>Abhishek L</i>
3.	CS	AISHA ABDUL SHUKOOR	15	<i>Aisha</i>
4.	CS	AKARSHA SAJJAN B	15	<i>Akarsha</i>
5.	CS	AKASH G	15	<i>Akash G</i>
6.	CS	AMITH PATIL	15	<i>Amith Patil</i>
7.	CS	AMITH V	15	<i>Amith V</i>
8.	CS	AMRUTHA C M	15	<i>Amrutha C.M.</i>
9.	CS	ANKITHA J	15	<i>Ankitha J</i>
10.	CS	ANUSHAR H	15	<i>Anushar H</i>
11.	CS	ANUSHREEP M	15	<i>Anushreep M</i>
12.	CS	ARPITHA R	15	<i>Arpitha R</i>
13.	CS	BHAVANASHREE S	14	<i>Bhavanashree S</i>
14.	CS	CHAITRA B	15	<i>Chaitra B</i>
15.	CS	CHAITRA JAGADISH BADEGONDRA	15	<i>Chaitra B</i>
16.	CS	CHAITRA SURESH ARIKATTE	14	<i>Chaitra R</i>
17.	CS	CHANDANA S R	15	<i>Chandana</i>
18.	CS	CHANDANA V	14	<i>Chandana</i>
19.	CS	CHIDANANDA G	15	<i>Chidananda</i>
20.	CS	CHINMAYEE U	14	<i>Chinmayee U</i>
21.	CS	CHINMAYI M K	14	<i>Chinmayi M K</i>
22.	CS	DARSHAN B S	14	<i>Darshan B S</i>
23.	CS	DARSHAN G P	14	<i>Darshan G P</i>
24.	CS	DARSHITHA G P	15	<i>Darshitha G P</i>
25.	CS	DHANUSH H	14	<i>Dhanush H</i>
26.	CS	DILIP M P	15	<i>Dilip M P</i>
27.	CS	DIVYA U	15	<i>Divya U</i>
28.	CS	G R GOWRI	14	<i>G R Gowri</i>
29.	CS	GANESH C Y S	14	<i>Ganesh C Y S</i>
30.	CS	GANESH M M	14	<i>Ganesh M M</i>
31.	CS	GHOUSIYA FATHIMA A	14	<i>Ghousiya A</i>
32.	CS	GIRISHKUMARM	15	<i>Girishkumar M</i>
33.	CS	GIRISHPARAGONDKAMATAGI	15	<i>Girish Kamatagi</i>
34.	CS	GULAM HUSSAIN	15	<i>Gulam Hussain</i>
35.	CS	HRUTHIK S	15	<i>HRUTHIK S</i>



SJM Vidyapeetha®

SJM INSTITUTE OF TECHNOLOGY

(Recognized by AICTE, New Delhi and Affiliated to Visvesvaraya Technological University, Belagavi)

NH-4 Bypass, P.B.No:73, CHITRADURGA-577502, Karnataka State



NAAC Accredited with B++

36.	CS	JAYANTHI S P	15	JSP
37.	CS	JEEVAN R	15	JR
38.	CS	K S KISHAN	15	K.S. Kishan
39.	CS	KARTHIK E HALAGERI	14	Karthik E
40.	CS	KARTHIK J	15	Karthik J
41.	CS	KAVANA K	15	Kavana. K.
42.	CS	KIRAN JADADARI	14	Kiran
43.	CS	KUSUMA M	15	Kusuma. M
44.	CS	LAKSHMANA N	14	Lakshman
45.	CS	MADHURA G M	14	Madhura Gm
46.	CS	MANUSHREE M	15	Manushree. M
47.	CS	MEGHA MANJAPPAMOGALI	15	Megha
48.	CS	MEGHANA A B	15	Meghana. A.B
49.	CS	MEGHANA G S	15	Meghana. G.S.
50.	CS	MINAL R SGOWDA	15	Minal. R.S. Gowda
51.	CS	MOHAMAD MUTHAWAKAL G	15	Muthakal
52.	CS	MOHAMED GHOUSE	15	Md Ghose
53.	CS	MOHAMMED SHAFIQ	15	Mohammed
54.	CS	MOHAMMED SHREYAN	15	Md Shreyan
55.	CS	MUBARAK PASHA	15	Mubarak
56.	CS	MUTHURAJ J R	15	Muthu Raj
57.	CS	NAGARAJ G R	15	Nagaraj G.R
58.	CS	NANDINI G R	15	Nandi
59.	CS	PRAVALIKA	15	Pravalika
60.	CS	T M RITHIN	15	Rithin
61.	CS	V TEJASWINI	15	V. Tejaswini
62.	CS	YUVARAJ D	14	Yusraj D.
63.	CS	SUHAFATHIMAM J	15	Suhafathimam. J

Total Number of Students Present:	63
Number of Students Absent:	00
Total Number of Students:	63
Name & Signature of Invigilator	[Signature]
Name & Signature of Subject In-Charge	[Signature]

[Signature]
Signature of the faculty

[Signature]
Signature of the H.O.D

Department of Electronics & Communication Engg.
S.J.M.I.T., Chitradurga – 577502


Result Analysis

Department: CSE

Subject: Introduction to Electronics & Communication(BESCK104C)

Faculty: Prof. Nandini G R

Semester	Details	No. of students Appeared	Out-standing	Excellent	Very good	Good	Above Average	Average	Poor	Fail	Total No. of pass	Pass % age	Remarks
	Letter Grade		S+	S	A	B	C	D	E	F			
	Grade points		10	09	08	07	06	05	04	00			
	Score (Marks) Range %		≥ 90	< 90 ≥ 80	< 80 ≥ 70	< 70 ≥ 60	< 60 ≥ 50	< 50 ≥ 45	< 45 ≥ 40				
I (22)		121								18	103	85.12	


 Head of the Dept,
 Electronics & Commn. Engg.
 S.J.M.I.T.,
 CHITRADURGA -577502.



Faculty Course Attainment

Department	Basic Science	Academic Year	2023 - 2024
Semester	I Sem	Section	A Sec
Course Name	Introduction to Electronics & Communication	Course Code	BESCK104C (C10C)
Faculty	Miss NANDINI G R	Batch	2023 - 2027

Attainment of COs

Attainment of COs can be measured directly and indirectly.

Direct attainment of COs can be determined from the performances of students in all the relevant assessment instruments.

Indirect attainment of COs (which is optional as per NBA) can be determined from the course exit survey.

The exit survey form should permit receiving feedback from students on all the COs.

Mapping Factor (Correlation Level)

It indicates to what extent a certain component (either assessment method to CO or CO to PO or CO to PSO).

3-indicates Substantial (high) mapping (high contribution towards attainment).

2-indicates Moderate (medium) mapping (medium contribution towards attainment).

1-indicates Slight (low) mapping (low contribution towards attainment).

CO Attainment Target Values

Target set for Internal Assessment 50%.

Target set for External Examination 50%.

Level of attainment

Here 3 levels of attainment is taken as 1 - Low; 2 - Medium; 3 - High.

3 levels of attainment can be defined as :

Attainment 3 : 60% Students scoring \geq 50% of marks allocated to CO.

Attainment 2 : 50% Students scoring \geq 50% of marks allocated to CO.

Attainment 1 : Less than 49% Students scoring \geq 50% of marks allocated to CO.



Course Outcome (COs)

	CO Statement
C10C.1	Describe the concepts of electronic circuits encompassing power supplies and amplifiers.
C10C.2	Describe the concepts of Oscillators and Operational amplifiers.
C10C.3	Develop competence knowledge to construct basic digital circuits by make use of basic gate and its function.
C10C.4	Discuss the characteristics and technological advances of embedded systems.
C10C.5	Explain the different modes of communication from wired to wireless and the computing involved

Program Outcomes(POs)

PO Code	Short Description	Full Description
PO1		Engineering Knowledge: Apply knowledge of mathematics, science, engineering fundamentals and an engineering specialization to the solution of complex engineering problems.
PO2		Problem Analysis: Identify, formulate, research literature and analyze complex-engineering problems reaching substantiated conclusions using first principles of mathematics, natural sciences and engineering sciences.
PO3		Design / Development of Solutions: Design solutions for complex engineering-problems and design system components or processes that meet specified needs with appropriate consideration for public health and safety, cultural, societal and environmental considerations.
PO4		Conduct investigations of complex problems using research - based knowledge and research methods including design of experiments, analysis and interpretation of data and synthesis of information to provide valid conclusions
PO5		Modern Tool Usage: Create, select and apply appropriate techniques, resources and modern engineering and IT tools including prediction and modelling to complex engineering activities with an understanding of the limitations.
PO6		The Engineer and Society: Apply reasoning informed by contextual knowledge to assess societal, health, safety, legal and cultural issues and the consequent responsibilities relevant to professional engineering practice.
PO7		Environment and Sustainability: Understand the impact of professional engineering solutions in societal and environmental contexts and demonstrate knowledge of and need for sustainable development.
PO8		Ethics: Apply ethical principles and commit to professional ethics. and responsibilities and norms of engineering practice
PO9		Individual and Team Work: Function effectively as an individual, and as a member or leader in diverse teams and in multi-disciplinary settings.
PO10		Communication: Communicate effectively on complex engineering activities with the engineering community and with society at large, such as being able to comprehend and write effective reports and design documentation, make effective presentations and give and receive clear instructions.
PO11		Project Management and Finance: Demonstrate knowledge and understanding of engineering and management principles and apply these to one's own work, as a member and leader in a team, to manage projects and in multidisciplinary environments.
PO12		Life-long Learning: Recognize the need for and have the preparation and ability to Engage in independent and life-long learning in the broadest context of technological changes..



Direct CO Attainment

Direct attainment of COs is determined from the performances of students in Continuous Internal Evaluation (CIE) and Semester End Examination (SEE).

The proportional weightages of CIE : SEE will be as per the academic regulations in force. Proportions of 50 : 50.

Direct attainment of a specific COs is determined from the performances of students to all the assessment items related to that particular CO.

Hence, every assessment item needs to be tagged with the relevant CO.

Also, we need data about performance of students assessment item - wise.

$$\text{Target Reached} = \frac{\text{No of students Attaining}}{\text{Total students Participating}} \times 100$$

Direct CO Attainment for CIE

CO	CO Target (%)	Total Students Participating	No of Students Attaining	Target Reached (%)	Attainment Level
C10C.1	50	62	58	94	3
C10C.2	50	62	56	90	3
C10C.3	50	62	58	94	3
C10C.4	50	62	60	97	3
C10C.5	50	62	37	60	3


Direct CO Attainment for SEE

CO	CO Target (%)	Total Students Participating	No of Students Attaining	Target Reached (%)	Attainment Level
C10C.1	50	62	24	39	1
C10C.2	50	62	24	39	1
C10C.3	50	62	24	39	1
C10C.4	50	62	24	39	1
C10C.5	50	62	24	39	1

Direct CO Attainment (CIE : SEE :: 50 : 50)

$$\text{Target Reached} = \frac{\text{CIE Attainment} \times 50}{100} + \frac{\text{SEE Attainment} \times 50}{100}$$

CO	Target Reached (%)	Attainment Level
C10C.1	67	3
C10C.2	65	3
C10C.3	67	3



SJM Vidyapeetha®
SJM Institute of Technology
NH-4 Bypass, Karnataka, Chitradurga, 577502

(Approved by AICTE, New Delhi - Recognised by Govt of Karnataka)
(Affiliated to Visvesvaraya Technological University, Belagavi)

C10C.4	69	3
C10C.5	50	2



Indirect Attainment

Indirect attainment of COs (which is optional as per NBA) can be determined from the course exit survey.


The exit survey form should permit receiving feedback from students on all the COs.

CO	Total Students	Attainment Level
C10C.1	32	2.91
C10C.2	32	2.78
C10C.3	32	2.84
C10C.4	32	2.78
C10C.5	32	2.88

Final Attainment

$$\text{Final Attainment} = \frac{\text{Direct Attainment} \times 90}{100} + \frac{\text{Indirect Attainment} \times 10}{100}$$

CO	Attainment Level
C10C.1	2.99
C10C.2	2.98
C10C.3	2.98
C10C.4	2.98
C10C.5	2.09





PO Attainment

Course Articulation Matrix: CO statement defined in the courses are mapped with 12 POs and 0 PSOs, based on the levels (i.e., 1 for low, 2 for medium and 3 for high) to which COs address the POs and PSOs. POs and PSOs are averaged over all the COs. This process forms the expected attainment of POs and PSOs through the COs of the course.

Program Articulation Matrix: This matrix contains the averaged POs and PSOs attainment levels of all the courses of the program. Average of the "Average PO and PSO attainment levels of all the courses of the program" is the expected attainment of POs and PSOs of the program.


Based on the set target levels and set attainment levels for a program, attainment levels of POs and PSOs of all the courses of a program are computed using an excel spreadsheet.

$$\text{PO/PSO Attainment} = \frac{\text{(CO Attainment Level X PO/PSO Mapped Level)}}{\text{Maximum Level}}$$

	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12
C10C.1	2.99	2.99	1.99	-	1.99	1.99	-	-	-	-	-	-
C10C.2	2.98	1.99	2.98	-	1.99	0.99	-	-	-	-	-	-
C10C.3	2.98	1.99	2.98	-	2.98	-	-	-	0.99	-	-	-
C10C.4	1.99	0.99	0.99	-	1.99	0.99	-	-	0.99	-	-	0.99
C10C.5	1.39	0.7	0.7	-	1.39	0.7	-	-	0.7	-	-	0.7
	2.47	1.73	1.93	-	2.07	1.17	-	-	0.89	-	-	0.85

Expected v/s Actual PO Attainment

PO's	Expected	Actual
PO1	2.6	2.47
PO2	1.8	1.73
PO3	2	1.93
PO4	-	-
PO5	2.2	2.07
PO6	1.25	1.17
PO7	-	-
PO8	-	-
PO9	1	0.89
PO10	-	-
PO11	-	-
PO12	1	0.85



To
Chief Librarian
SJMIT, Chitradurga.

From
Nandini G R
Assistant Professor
Dept. of E&CE,
SJMIT, Chitradurga.

Subject: To provide the additional books for advance learner's reg.,

I Nandini G R, Assistant Professor, Department of E&CE, SJMIT, Chitradurga, attaching the advance learners student list (Subject Name: "Introduction to Electronics & Communication", Sub Code: BESCK104C), please provide the additional text books from library, please consider this request and do the needful.

Thanking You Sir,

Date: 8/12/2023

Place: Chitradurga.

Your's sincerely


(Nandini G R)



LIBRARIAN
S.J.M.I.T.CHITRADURGA



SJM Vidyapeetha ®
SJM INSTITUTE OF TECHNOLOGY

(Affiliated to VTU, Belagavi, approved by AICTE, New Delhi and Accredited by the NAAC with "B++ Grade")
Post box No. 73, NH-4, Bypass, Chitradurga - 577502, Karnataka

Subject: Introduction to Electronics & Communication
Subject Code: BESCK104C

Semester : I
Section : 'A & B'

DEPARTMENT OF ELECTRONICS AND COMMUNICATION

ADVANCED LEARNERS LIST 2023-24(ODD)

Special arrangements are made for advanced learners in the following:

- Soft skills training programs and career counseling programs are arranged.
- Additional books are issued for advanced learners in main library as well as in departmental library to encourage them in enhancing their academic skills.
- They are motivated to present papers in national as well as international conferences and journals.

SI NO	USN	NAME OF THE STUDENT
1	4SM23CS003	AISHA ABDUL SHUKOOR
2	4SM23CS004	AKASH G
3	4SM23CS007	AMITH V
4	4SM23CS010	ANUSHA R H
5	4SM23CS011	ANUSHREE P M
6	4SM23CS015	CHAITRA B
7	4SM23CS016	CHAITRA JAGADISH BADEGONDRA
8	4SM23CS021	CHINMAYEE U
9	4SM23CS040	JAYANTH S P
10	4SM23CS042	K S KISHAN
11	4SM23CS045	KAVANA K
12	4SM23CS046	KIRAN JADADARI
13	4SM23CS047	KUSUMA M
14	4SM23CS048	LAKSHMANA N
15	4SM23CS052	MEGHANA A B
16	4SM23CS054	MINAL R S GOWDA
17	4SM23CS055	MOHAMAD MUTHAWAKAL G
18	4SM23CS073	PRAVALIKA
19	4SM23CS013	ASHWINI HIREGOU DRU
20	4SM23CS066	NIRMALA BASAVARAJ MALI
21	4SM23CS078	RAKSHITHA H
22	4SM23CS079	RAKSHITHA M H
23	4SM23CS080	RAMYASHREE S S
24	4SM23CS083	SAHANA G S
25	4SM23CS088	SHIREYAS B ACHARYA
26	4SM23CS090	SIDDESHI D S
27	4SM23CS100	SUSHIMITHA H
28	4SM23CS101	SWATI SHANMUKHA SURAGIMATHI
29	4SM23CS120	YASHASWINI S J
30	4SM22CS108	ULLAS N

**Department of Electronics and Communication Engineering
S.J.M. Institute of Technology, Chitradurga**


w.e.f. 09/11/2023 to 30/12/2023


Room: - ECSLH3-"B"

First Semester

Remedial class Timetable

DAY	Sec	9:00 - 10:00	10:00 - 11:00		11:15-12:15	12:15-01:15		03:30-04:30	04:30-05:30
MON	B								
TUE	B								
WED	B								
THU	B								
FRI	B							Introduction to Electronics & Communication BESCK104C	
SAT	B								


 Academic Coordinator
 (Prof. Nandini G R)


 H.O.D
 (Dr. Siddesh. K.B)



**SJM Vidyapeetha ®
SJM INSTITUTE OF TECHNOLOGY**

(Affiliated to VTU, Belagavi, approved by AICTE, New Delhi and Accredited by the NAAC with "B++ Grade")
Post box No. 73, NH-4, Bypass, Chitradurga - 577502, Karnataka

Subject: Introduction to Electronics & Communication
Subject Code: BESCK104C

Semester : I
Section : 'B'


DEPARTMENT OF ELECTRONICS AND COMMUNICATION

SLOW LEARNERS LIST 2023-24(ODD) BASED ON IA1 PERFORMANCE

Adequate support is provided to slow learners to overcome academic difficulties by:

- Organizing extra classes during semester
- Organizing bridge course at the beginning of semester
- Giving practice assignments
- Organizing guided self study courses classes
- Providing extra reading materials to improve basic understanding of subject.

SI NO	BRANCH	NAME OF THE STUDENT
1	CS	HARISH P
2	CS	NIRUP A
3	CS	PRANAV H ORIGANTI
4	CS	PRUTHVI P
5	CS	R K SUMANTH
6	CS	RAHUL N
7	CS	ROHITH RAJU GIDDAPPANAVAR
8	CS	SHASHANK K G
9	CS	YASHASWINI L M
10	CS	SUPRIYA G N


Signature of the faculty


Signature of the HOD



SJM Vidyapeetha ®
SJM INSTITUTE OF TECHNOLOGY

(Affiliated to VTU, Belagavi, approved by AICTE, New Delhi and Accredited by the NAAC with "B** Grade")
Post box No. 73, NH-4, Bypass, Chitradurga - 577502, Karnataka

Subject: Introduction to Electronics & Communication
Subject Code: BESCK104C

Semester : I
Section : 'B'

DEPARTMENT OF ELECTRONICS AND COMMUNICATION


ADVANCED LEARNERS LIST 2023-24(ODD) BASED ON IA1 PERFORMANCE

Special arrangements are made for advanced learners in the following:

- Soft skills training programs and career counseling programs are arranged.
- Additional books are issued for advanced learners in main library as well as in departmental library to encourage them in enhancing their academic skills.
- They are motivated to present papers in national as well as international conferences and journals.

SI NO	BRANCH	NAME OF THE STUDENT
1	CS	ASHWINI HIREGOUDRU
2	CS	NAVEEN V
3	CS	RAKSHITHA H
4	CS	RAKSHITHA M H
5	CS	RUMMAN AHAMED KHAN
6	CS	SAHANA G S
7	CS	SHREYAS B ACHARYA
8	CS	SIDDESH D S
9	CS	SINCHANA PATEL
10	CS	SIRISHA D
11	CS	SUCHITRA H
12	CS	SYED AQEEB AHAMAD
13	CS	VAISHNAVI R
14	CS	VIKAS
15	CS	YASHASWINI S J
16	CS	ULLAS N


Signature of the faculty


Signature of the HOD



SJM Vidyapeetha

S J M INSTITUTE OF TECHNOLOGY

(Recognized by AICTE, New Delhi and Affiliated to Visvesvaraya Technological University, Belagavi)

NH-4 Bypass, P.B.No:73, CHITRADURGA -577502, Karnataka State

NAAC Accredited with B++ Grade

**Subject: Introduction to Electronics & Communication Engineering****Subject Code: BESCK104C****Faculty name: Nandini G R****A - Section**

Sl No	BRANCH	NAME OF THE STUDENT	Internal Marks	External Marks	Result
1.	4SM23CS001	ABHINAIK N	37	22	P
2.	4SM23CS002	ABHISHEK L	29	7	F
3.	4SM23CS003	AISHA ABDUL SHUKOOR	50	23	P
4.	4SM23CS004	AKASH G	47	22	P
5.	4SM23CS005	AKARSHA SAJJAN B	44	18	P
6.	4SM23CS006	AMITH PATIL	38	18	P
7.	4SM23CS007	AMITH V	50	40	P
8.	4SM23CS008	AMRUTHA C M	50	43	P
9.	4SM23CS009	ANKITHA J	49	23	P
10.	4SM23CS010	ANUSHA R H	50	24	P
11.	4SM23CS011	ANUSHREE P M	48	11	F
12.	4SM23CS012	ARPITHA R	44	22	P
13.	4SM23CS014	BHAVANASHREE S	48	32	P
14.	4SM23CS015	CHAITRA B	50	26	P
15.	4SM23CS016	CHAITRA JAGADISH BADEGONDRA	50	49	P
16.	4SM23CS017	CHAITRA SURESH ARIKATTE	44	23	P
17.	4SM23CS018	CHANDANA S R	35	8	F
18.	4SM23CS019	CHANDANA V	44	20	P
19.	4SM23CS020	CHIDANANDA G	38	13	F
20.	4SM23CS021	CHINMAYEE U	49	35	P
21.	4SM23CS022	CHINMAYI M K	44	32	P
22.	4SM23CS023	DARSHAN B S	41	26	P
23.	4SM23CS024	DARSHAN G P	40	18	P
24.	4SM23CS025	DARSHITHA G P	34	10	F
25.	4SM23CS026	DHANUSH H	41	18	P
26.	4SM23CS027	DILIP M P	41	18	P
27.	4SM23CS028	DIVYA U	44	18	P
28.	4SM23CS029	G R GOWRI	37	18	P
29.	4SM23CS030	GANESH C Y S	42	20	P
30.	4SM23CS031	GANESH M M	44	26	P
31.	4SM23CS032	GHOUSIYA FATHIMA A	43	11	F
32.	4SM23CS033	GIRISH KUMAR M	44	18	P
33.	4SM23CS034	DEEKSHA MAHESH KHARVI	47	43	P
34.	4SM23CS035	GULAM HUSSAIN	35	21	P
35.	4SM23CS038	HRUTHIK S	36	8	F
36.	4SM23CS040	JAYANTH S P	46	5	F

S J M INSTITUTE OF TECHNOLOGY(Recognized by AICTE, New Delhi and Affiliated to Visvesvaraya Technological University, Belagavi)
NH-4 Bypass, P.B.No:73, CHITRADURGA -577502, Karnataka State

NAAC Accredited with B++ Grade



40.	4SM23CS044	KARTHIK J	42	20	P
41.	4SM23CS045	KAVANA K	50	28	P
42.	4SM23CS046	KIRAN JADADARI	49	29	P
43.	4SM23CS047	KUSUMA M	50	25	P
44.	4SM23CS048	LAKSHMANA N	46	21	P
45.	4SM23CS049	MADHURA G M	42	19	P
46.	4SM23CS050	MANUSHREE M	36	8	F
47.	4SM23CS051	MEGHA MANJAPPA MOGALI	49	26	P
48.	4SM23CS052	MEGHANA A B	50	30	P
49.	4SM23CS053	MEGHANA G S	41	30	P
50.	4SM23CS054	MINAL R S GOWDA	50	37	P
51.	4SM23CS055	MOHAMAD MUTHAWAKAL G	50	41	P
52.	4SM23CS056	MOHAMED GHOUSE	39	8	F
53.	4SM23CS058	MOHAMMED SHAFIQ	40	25	P
54.	4SM23CS059	MOHAMMED SHREYAN	36	6	F
55.	4SM23CS060	MUBARAK PASHA	50	28	P
56.	4SM23CS061	MUTHU RAJ J R	43	8	F
57.	4SM23CS062	NAGARAJ G R	37	18	P
58.	4SM23CS063	NANDINI G R	40	20	P
59.	4SM23CS073	PRAVALIKA	50	42	P
60.	4SM23CS096	SUHA FATHIMA M J	47	18	P
61.	4SM23CS105	T M RITHIN	40	29	P
62.	4SM23CS111	V TEJASWINI	47	26	P
63.	4SM23CS121	YUVARAJ D	38	26	P

**Subject: Introduction to Electronics & Communication Engineering****Subject Code: BESCK104C****Faculty name: Nandini G R****B - Section**

Sl No	BRANCH	NAME OF THE STUDENT	IA	Ex	Result
1.	4SM23CS013	ASHWINI HIREGOUDRU	49	32	P
2.	4SM23CS036	HARISH P	43	24	P
3.	4SM23CS037	S HEMA	50	25	P
4.	4SM23CS039	JAYANTH KUMAR	42	13	F
5.	4SM23CS057	MOHAMMED ANAS.D	38	18	P
6.	4SM23CS064	NAVEEN V	48	29	P
7.	4SM23CS065	NIKHIL G	42	27	P
8.	4SM23CS066	NIRMALA BASAVARAJ MALI	49	37	P
9.	4SM23CS067	NIRMITHA P	45	24	P
10.	4SM23CS068	NIRUP A	35	5	F
11.	4SM23CS069	NITHYA S	48	22	P
12.	4SM23CS070	PALADUGU TEJASWINI	48	31	P
13.	4SM23CS071	POORNIMA RAJ N	42	18	P
14.	4SM23CS072	PRANAV H ORIGANTI	39	19	P
15.	4SM23CS074	PREETHI V M	48	39	P
16.	4SM23CS075	PRIYANKA P H	43	25	P
17.	4SM23CS076	PRUTHVI P	38	6	F
18.	4SM23CS077	RAHUL N	35	22	P
19.	4SM23CS078	RAKSHITHA H	50	26	P
20.	4SM23CS079	RAKSHITHA M H	50	26	P
21.	4SM23CS080	RAMYASHREE S S	49	27	P
22.	4SM23CS081	ROHITH RAJU GIDDAPPANAVAR	39	19	P
23.	4SM23CS082	RUMMAN AHAMED KHAN	50	20	P
24.	4SM23CS083	SAHANA G S	50	34	P
25.	4SM23CS084	SANDEEPRAJ S N	49	36	P
26.	4SM23CS085	SHAHAJAN A R	41	20	P
27.	4SM23CS086	SHAMBHAVI G S	39	18	P
28.	4SM23CS087	SHASHANK K G	38	7	F
29.	4SM23CS088	SHREYAS B ACHARYA	50	37	P
30.	4SM23CS089	SHREYAS RAJ V B	40	25	P
31.	4SM23CS090	SIDDESH D S	50	39	P
32.	4SM23CS091	SINCHANA PATEL	48	27	P
33.	4SM23CS092	SIRISHA D	48	37	P
34.	4SM23CS093	SOMESHA K	37	31	P
35.	4SM23CS094	SRANIDANA K D	42	22	P

S J M INSTITUTE OF TECHNOLOGY


(Recognized by AICTE, New Delhi and Affiliated to Visvesvaraya Technological University, Belagavi)

NH-4 Bypass, P.B.No:73, CHITRADURGA -577502, Karnataka State

NAAC Accredited with B++ Grade



38.	4SM23CS098	SUMERIYA N	44	32	P
39.	4SM23CS099	SUPRIYA.G N	35	9	F
40.	4SM23CS100	SUSHMITHA H	48	35	P
41.	4SM23CS101	SWATI SHANMUKHA SURAGIMATH	47	27	P
42.	4SM23CS102	SYED ABDULLA S	43	21	P
43.	4SM23CS103	SYED AQEEB AHAMAD	48	28	P
44.	4SM23CS104	SYEDA NAAZ Z	45	27	P
45.	4SM23CS106	T RAKSHITHA	44	30	P
46.	4SM23CS107	TARUN KUMAR S	46	26	P
47.	4SM23CS108	THARA R	46	18	P
48.	4SM23CS109	UMMAR FARUKH	44	27	P
49.	4SM23CS110	RAMYA V	41	27	P
50.	4SM23CS112	VAISHNAVI R	48	24	P
51.	4SM23CS113	VAMSHI M R	41	18	P
52.	4SM23CS114	VAMSHI R	43	19	P
53.	4SM23CS115	VIDYASHREE R	45	19	P
54.	4SM23CS117	VIKAS	49	24	P
55.	4SM23CS118	VIKAS R RATHOD	46	24	P
56.	4SM23CS119	YASHASWINI L M	37	11	F
57.	4SM23CS120	YASHASWINI S J	49	24	P
58.	4SM22CS108	ULLAS.N(RE-ADMISSION)	49	19	P


 Head of the Dept.
 Electronics & Commn. Engg.
 S.J.M.I.T.,
 CHITRADURGA - 577502.



SJM Vidyapeetha®

SJM INSTITUTE OF TECHNOLOGY

(Recognized by AICTE, New Delhi and Affiliated to Visvesvaraya Technological University, Belagavi)
NH-4 Bypass, P.B.No:73, CHITRADURGA -577502, Karnataka State
NAAC Accredited with B++ Grade



ELECTRONICS AND COMMUNICATION ENGINEERING DEPARTMENT

Sub: Introduction to Electronics and communication
Max Marks: 15

Sub Code: BESCK104C
Date: 29/12/2023

USN:

4 8 M 2 3 4 5 0 9 0

Name: SIDDESH .D.S.

Marks:

8 / 9

1. a b <input checked="" type="radio"/> c d	6. a b c <input checked="" type="radio"/> d	11. a b <input checked="" type="radio"/> c d
2. a <input checked="" type="radio"/> b c d	7. a <input checked="" type="radio"/> b c d	12. <input checked="" type="radio"/> a b c d
3. a b c <input checked="" type="radio"/> d	8. a b <input checked="" type="radio"/> c d	13. <input checked="" type="radio"/> a b c d
4. <input checked="" type="radio"/> a b c d	9. a <input checked="" type="radio"/> b c d	14. a <input checked="" type="radio"/> b c d
5. <input checked="" type="radio"/> a b c d	10. <input checked="" type="radio"/> a b c d	15. a b c <input checked="" type="radio"/> d

Siddesh .D.S.
Signature of the student

Signature of the staff

Signature of the H.O.D



SJM Vidyapeetha®

S J M INSTITUTE OF TECHNOLOGY

(Recognized by AICTE, New Delhi and Affiliated to Visvesvaraya Technological University, Belagavi)

NH-4 Bypass, P.B.No:73, CHITRADURGA -577502, Karnataka State

Accredited by NAAC with B++ Grade



4th semester (22 scheme) (2023-24)

Sl No	Subject Code	Subject Name	Faculty Incharged	Signature of Faculty
1	BCV401	Analysis of structures	Shankar G S	
2	BCV402	Fluid mechanics and Hydraulics	Dr. Srishaila J M	
3	BCV403	Transportation Engineering	Nikitha G A	
4	BCV404	Building Materials Testing Lab	Meenakshi M	
5	BCV405D	Watershed Management	Meenakshi M	
6	BCV456A	Building Information Modelling-Basics	Shankar G S	
7	BBOK407	Biology for Engineers	Devaki	
8	BUH408	Universal human values course	Anusha V	
9	BPEK459	Physical Education(PE) (Sports and Athletics)	Dr. Kumaraswamy K	

Head of the Dept
Dept of Civil Engg
S J M I T Chitradurga



SJM Vidyapeetha®

S J M INSTITUTE OF TECHNOLOGY

(Recognized by AICTE, New Delhi and Affiliated to Visvesvaraya Technological University, Belagavi)

NH-4 Bypass, P.B.No:73, CHITRADURGA -577502, Karnataka State

Accredited by NAAC with B++ Grade



Department of Civil Engineering

Subject Allotment(2023-24)

8th Semester (18 scheme) (2023-24)

Sl No	Subject Code	Subject Name	Faculty Incharged	Signature of Faculty
1	18CV81	Design of Pre-stressed concrete	Subramanya P G	
2	18CV824	Rehabilitation and Retrofitting	Pruthvi Rani K M	

6th semester (21 scheme) (2023-24)

Sl No	Subject Code	Subject Name	Faculty Incharged	Signature of Faculty
1	21CV61	Construction Management and Entrepreneurship	Anusha V	
2	21CV62	Concrete Technology	Hussain Imran	
3	21CV63	Design of Steel Structures	Subramanya P G	
4	21CV642	Applied Geotechnical Engineering	Shankar G S	
5	21ME651	Project Management	Dr. Srishaila J M	
6	21CVL66	Computer Aided Detailing of Structure	Nikitha G A	
7	21CVMP67	Mini project (Extensive survey)		
8	21INT68	Innovation/ Entrepreneurship/ Societal Internship		
9	21PE83	Physical Education	Dr. Kumaraswamy K	
	21NS83	NSS	Niranjan E	



SJM Vidyapeetha®

S J M INSTITUTE OF TECHNOLOGY

(Recognized by AICTE, New Delhi and Affiliated to Visvesvaraya Technological University, Belagavi)

NH-4 Bypass, P.B.No:73, CHITRADURGA -577502, Karnataka State

Accredited by NAAC with B++ Grade



M.Tech-1st semester (22 scheme) (2023-24)

Sl No	Subject Code	Subject Name	Faculty Incharged	Signature of Faculty
1	22CSE11	Optimization techniques	Pruthvi Rani K M	
2	22CSE12	Matrix method of Structural Analysis	Nikitha G A	
3	22CSE13	Advanced Design of RC Structures	Subramanya P G	
4	22CSE14	Mechanics of Deformable Bodies	Pruthvi Rani K M	
5	22CSE15	Structural Dynamics	Hussain Imran K M	
6	22RMI16/	Research Methodology and IPR	Dr. Srishaila J M	
7	22CSEL17	Structural Engineering Lab- I	Dr. Srishaila J M	
8	22AUD18/ 22AEC18/	Any SWAYAM/ NPTEL structural engineering related ONLINE courses (conducted during current semester), whose lecture hours are not less than 8 weeks.		

Head of
Dept of Civil Engg
SJM IT Chitradurga



SJM Vidyapeetha®

S J M INSTITUTE OF TECHNOLOGY

(Recognized by AICTE, New Delhi and Affiliated to Visvesvaraya Technological University, Belagavi)

NH-4 Bypass, P.B.No:73, CHITRADURGA -577502, Karnataka State

Accredited by NAAC with B++ Grade



2nd semester (22 scheme) (2023-24)

Sl No	Subject	Subject code	Name of the Faculty	Signature
1	Mathematics for Civil stream-II	BMATC201	Dr. Lokesh H J	
2	Physics for civil stream	BPHYC202	Prof. Shashidhar A P, Dr. Devika B G	
3	Engineering Mechanics	BCIVC203	Prof. Hussain Imran	
4	Introduction to Mechanical Engineering	BESCK204D	Prof. D Vishwanath	
5	Introduction to Python Programming	BPLCK205B	Prof. Noor Fathima	
6	Professional writing skills in English	BPWSK206	Prof. Shivakumar K H	
7	Samskruthika Kannada	BKSKK207	Prof. Usha G U	
8	Scientific Foundation of Health	BSFHK258	Prof. Anusha V	

Head of the Dept
Dept of Civil Engg
S J M I T Chitradurga



SJM Vidyapeetha®
SJM INSTITUTE OF TECHNOLOGY
(Affiliated to VTU, Belagavi, approved by AICTE, New Delhi and Accredited by the NAAC with "B" Grade")
Post box No. 73, NH-4, Bypass, Chitradurga - 577502, Karnataka





Date: 18/10/2023
Time: 11:00 AM

Minutes of meeting

The meeting of the faculty, mentors and class representatives of 7th semester students is convened to discuss according to the agenda.

1. As per the directions given to the department's academic coordinator by the Dean Academic, instructions were given to the faculty.
2. Faculty has been informed to get the signature of the HOD for lesson plans and attendance once in 15 days.
3. List of absentees has to be given to Respective mentors.
4. In Internal Assessments question papers CO's and PO's must be mentioned as per the format given.
5. Mentors were informed to send attendance status and IA marks of their students to the respective parents via SMS.


Academic Coordinator
(Prof. Nandini G R)


HOD
Prof. (Dr. Siddesh K B)
Electronics & Commn. Engg.
S.J.M.I.T.,
CHITRADURGA - 577502.



SJM Vidyapeetha ®

SJM INSTITUTE OF TECHNOLOGY

(Affiliated to VTU, Belagavi, approved by AICTE, New Delhi and Accredited by the NAAC with "B++ Grade")
Post box No. 73, NH-4, Bypass, Chitradurga - 577502, Karnataka

Sl. NO	Name of the Faculty	Signature
1	Dr.Siddesh K.B Professor & H.O.D	
2	Prof. Roopa S Asst.Prof	
3	Prof.Sridhar SN Asst.Prof	
4	Prof.Sudarshan M K Asst.Prof	
5	Prof. Sandeep V R Asst.Prof	
6	Prof. Nandini G R Asst.Prof	
7	Prof. Usman Ali. A. R Asst.Prof	

Sl. NO	Name of the student (Class representatives)	USN	SIGNATURE
1	Rajath Santhosh N T	4SM20EC013	
2	Sahana M	4SM20EC016	

Academic Coordinator
(Prof. Nandini G R)

HOD
(Dr. Siddesh K B)
Head of the Dept.
Electronics & Commn. Engg,
S.J.M.I.T.,
CHITRADURGA - 577502.



SJM Vidyapeetha®
SJM INSTITUTE OF TECHNOLOGY
(Affiliated to VTU, Belagavi, approved by AICTE, New Delhi and Accredited by the NAAC with "B" Grade")

Post box No. 73, NH-4, Bypass, Chitradurga - 577502, Karnataka
DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

STATEMENT OF PORTION COVERED FOR 1st INTERNAL ASSESSMENT

PERIOD: 22/04/2024 to 18/06/2024

Semester: IV

Sl.NO	Faculty name	Subject with code	No of classes covered	No of modules covered	Total % of Syllabus Covered	Signature
1	Prof. Chetan S	Engineering Electromagnetics BEC401	22	2 nd module end	35%	
2	Prof. Tanuja T	Principles of Communication Systems - IPCC BEC402	24	2 module	40%	
3	Prof. Sandeep V R	Control system-IPCC BEC403	21	3 rd module started	45%	
4	Prof. Jayadevappa R S	Operating systems BEC405C	20	2 nd module end	35%	
5	Prof. Nandini G R	Universal human values course BUHK408	22	2 modules	45%	
6	Prof. Tanuja T & Prof. Roopa S	Communication lab BEC1404	Not yet started due to unavailability of kit			
7	Prof. Lavakumar T B + Prof. Chetan S	Data structures lab using C BEC456D	6 Lab	6 Experi marks	60%	

Academic Coordinator
(Prof. Nandini G R)

H.O.D
(Dr. Siddesh K.B)



SJM Vidyapeetha ®
SJM INSTITUTE OF TECHNOLOGY
(Affiliated to VTU, Belagavi, approved by AICTE, New Delhi and Accredited by the NAAC with "B" Grade")
Post box No. 73, NH-4, Bypass, Chitradurga - 577502, Karnataka

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Date: 18/06/2024
Time: 11:00 AM

Minutes of meeting

Agenda:

1. Students attendance monitoring.
2. Verification of IA question papers and schemes against CO-PO and PSO mapping two days before internal assessment tests.
3. Conduction of mentors meeting at the department.
4. Informing the IA and attendance status to the parents by mentors.
5. Portions covered details before the IA .

Minutes of Meeting :

1. Student attendance monitoring – monitored.
2. Verification of IA question papers and schemes against CO-PO and PSO mapping two days before internal assessment tests. - verified
3. Conduction of mentors meeting at the department – meeting conducted.
4. Informing the IA and attendance status to the parents by mentors – it was discussed to inform the status of IA after internal.
5. Portions covered details – collected.

Academic Coordinator
(Prof. Nandini G R)

HOD
(Dr. Siddesh K B)



SJM Vidyapeetha ®

SJM INSTITUTE OF TECHNOLOGY

(Affiliated to VTU, Belagavi, approved by AICTE, New Delhi and Accredited by the NAAC with "B++ Grade")

Post box No. 73, NH-4, Bypass, Chitradurga - 577502, Karnataka

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

STATEMENT OF PORTION COVERED FOR 1st INTERNAL ASSESSMENT

PERIOD: 29/04/2024 TO 31/05/2024

Semester: VI

SI.NO	Faculty name	Subject with code	No of classes covered	No of modules covered	% of Syllabus Covered	Signature
1	Prof. Santosh Kumar G S	Technological Innovation Management and Entrepreneurship 21EC-61	14	1.75	25%	Santosh
	Prof. Roopa S		12	1.25	25%	Ry
2	Prof. Raghu S	Microwave Theory & Antennas - IPCC 21EC-62	12	1.25	25%	R. Raghu
	Prof. Roopa S		11	1.15	22%	Ry
3	Prof. Farzana Parveen B A	VLSI Design & Testing 21EC-63	13	1.25	25%	Farzana
4	Prof. Lavakumar T B	Professional Elective Course-1 - Cryptography 21EC-642	12	1 1/2	30%	Lavakumar
5	Dr. Siddesh K B	Open Elective Course-1 - Occupational Health and Safety 21CV653				
	Prof. Sudarshan M K		14	1.25	25%	Sudarshan
6	Prof. Farzana + Prof. Nandini	VLSI Laboratory 21ECL66	06	PART-B	40%	Farzana

Academic Coordinator
(Prof.Nandini G R)

H.O.D
(Dr.Siddesh.K.B)



SJM Vidyapeetha ®
SJM INSTITUTE OF TECHNOLOGY
(Affiliated to VTU, Belagavi, approved by AICTE, New Delhi and Accredited by the NAAC with "B++ Grade")
Post box No. 73, NII-4, Bypass, Chitradurga - 577502, Karnataka

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Date: 31/05/2024
Time: 11:00 AM


Minutes of meeting


Agenda:

1. Students attendance monitoring.
2. Verification of IA question papers and schemes against CO-PO and PSO mapping two days before internal assessment tests.
3. Conduction of mentors meeting at the department.
4. Informing the IA and attendance status to the parents by mentors.
5. Portions covered details before the IA .

Minutes of Meeting :

1. Student attendance monitoring – monitored.
2. Verification of IA question papers and schemes against CO-PO and PSO mapping two days before internal assessment tests. - verified
3. Conduction of mentors meeting at the department – meeting conducted.
4. Informing the IA and attendance status to the parents by mentors – it was discussed to inform the status of IA after internal.
5. Portions covered details – collected.


Academic Coordinator
(Prof. Nandini G R)


HOD
(Dr. Siddesh K B)